531RA27M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RA27M0000DG

531RA27M0000DG: DescriptionLVPECL Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA27M0000DG Overview

LVPECL Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA27M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	27 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Long distance data transmission circuit

TPS92310 high power LED driver TPS92310 block diagram

Multi-range voltmeter circuit using 0 to 1mA meter

Sound alarm circuit 01 composed of LM3909

Electrical schematic diagram of B2016A gantry planer - main circuit

Hourglass timer circuit

Op amp second order filter circuit: There are two structures of second-order filter circuits: Sallen-key and multi-feedback (KFB)[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backcolor][/color][/size] [size=4][c...; Aguilera Analogue and Mixed Signal

CSD filter design information: CSD filter design information...; fighting Analogue and Mixed Signal

USB activity step 3: CY7C68300B+EEPROM+IDE: [img]http://www.ouravr.com/bbs/bbs_upload88916/files_5/armok0194989.gif[/img]...; songbo MCU

MSP430-Simple and practical task scheduling service program: Development environment: IAR4.20.1 Hardware platform: MSP430F5438 Main frequency: 16MHz Function: Realize user tasks to run according to time slice scheduling.Note: Tasks are divided into background t...; loobin Microcontroller MCU

[Project Outsourcing] USB CD-ROM Read and Write Development under VxWorks: USB CD-ROM drive reading and writing development under vxworksProject budget:￥ 1,000~10,000 Development cycle: 15 days Project Category: Embedded Bidding requirements:Project tags:usb vxworksProject D...; CSTO项目交易 Embedded System

【Book Collection】Basics of Electronic Circuits by Xie Yuanqing and Jie Yuezhen: [b]目录：[/b]出版说明前言常用符号表第1章常用半导体器件/1 第2章放大器基础/35 第3章放大器中的反馈/67 第4章放大器的频率特性/94 第5章场效应管及其放大电路/133 第6章功率输出级/155 第7章运算放大器电路/186 第8章模拟信号的运算与处理电路/219 参考文献/270[b]详细信息：[/b]本书主要内容包括:常用半导体器件,放大器基础,放大器中的反馈、放大器的...; wzt Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components