531RA281M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RA281M000DG

531RA281M000DG: DescriptionLVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA281M000DG Overview

LVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA281M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	281 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A vacuum tube field effect transistor circuit diagram

White noise electronic lullaby circuit diagram

Sharp cutoff continuous wave filter

160m band preamplifier with ferrite loop antenna

Very cool sine wave generating circuit

Computer motherboard circuit diagram 815 4_23

Multi-channel analog selection switch related information: [i=s]This post was last edited by paulhyde on 2014-9-15 08:57[/i] Related information on multi-way analog selection switches from Lingyang Company. I hope it will be helpful to everyone....; fpga126 Electronics Design Contest

Application of TPS61046 dual output in optical communication: Optical communication applications often need to boost the +3.3V input power supply to obtain a set of positive and negative voltages, such as +/-20V. The common practice is to use two chips to genera...; qwqwqw2088 Energy Infrastructure?

Wang Han's Quotes: 1. My father is from Jiangsu and my mother is from Hunan. They say I am a "gangster". 2. The night gave me black eyes, but I use them to wear Bausch and Lomb. 3. Gods are responsible. They have to clo...; shuangshumei Talking

I also want to ask for Chinese-English comparative literature. Does anyone have it?: I also want to ask for Chinese-English comparative literature. Does anyone have it?...; knightszsz MCU

A newbie needs help with a question.: When IAR is used to debug the 430 board, it always fails to connect to the board and the following error occurs: Thu May 22, 2014 09:09:59: Fatal error: Failed to re-initialize Session aborted! Thu Ma...; 痕丶 Microcontroller MCU

How do I design a hardware circuit to detect the zero-crossing signal of 220V AC using a single-chip microcomputer?: [b][color=rgb(255, 102, 0)][backcolor=transparent][size=4][color=#333333]How do I design a hardware circuit to detect the zero-crossing signal of 220V AC using a single-chip microcomputer? [/color][/s...; dianhang Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components