EEWORLDEEWORLDEEWORLD

Part Number

Search

BT-N514RI

Description
Smart/Normal 7 Seg Numeric LED Display, High Efficiency Red/orange, 14.224mm,
CategoryLED optoelectronic/LED    photoelectric   
File Size411KB,2 Pages
ManufacturerBRIGHT
Websitehttp://www.brightled.co.kr/
Download Datasheet Parametric View All

BT-N514RI Overview

Smart/Normal 7 Seg Numeric LED Display, High Efficiency Red/orange, 14.224mm,

BT-N514RI Parametric

Parameter NameAttribute value
MakerBRIGHT
Reach Compliance Codeunknown
colorHIGH EFFICIENCY RED/ORANGE
ConfigurationCOMMON CATHODE, MULTIPLEXED, 3 DIGITS WITH DECIMAL POINT
Display height14.224 mm
Maximum forward current0.03 A
Number of functions3
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Optoelectronic device typesSMART/NORMAL 7 SEG NUMERIC LED DISPLAY
Wonderful questions and answers about DSP in the past few years
What is the difference between TI's emulator and SEED's emulator? 1) SEED-XDS is fully compatible with TI's XDS-510 and can completely replace XDS-510. 2) SEED-XDSPP is fully compatible with TI's XDS-...
呱呱 DSP and ARM Processors
I haven't been to the cinema for a year.
First of all, thank you EE for inviting you to watch a blockbuster movie - come and get movie ticket subsidy activity. Taking this opportunity, I went to the cinema today to watch a movie "Passengers"...
wateras1 Talking
Make a constant current source and ask for advice from the master
I want to make a resistance measurement, and I thought of a constant current source, but I don't understand it very well, please give me some advice...
小鸡咯咯哒 PCB Design
There are several problems with the quartus10.0 software. It's depressing. Don't use the new software indiscriminately.
I used 7.0 before and it worked fine without any issues, but it doesn't support cyclone 3 series chips, so I switched to 10.0. I installed it on both Ubuntu and Windows XP, and there were some issues ...
lrz123 DIY/Open Source Hardware
How to generate data synchronization clock in VHDL?
I want to use FPGA to send data to the other party in frame format, and also send a synchronous clock. How can I generate this synchronous clock signal? Should I directly assign the system clock to it...
scyshuier FPGA/CPLD
Things to note for the 2009 National College Student Electronics Contest
[i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] 2009 National College Student Electronics Contest Notes, as well as the experience of predecessors, hope to be useful to everyone...
zxg329 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2076  1132  1462  525  1233  42  23  30  11  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号