B3100TO4-24V/20-P datasheet, PDF

B3100TO4-24V/20-P: DescriptionSingle Color LED Display Cluster, Orange, 25.4mm; CategoryLED optoelectronic/LED photoelectric; File Size67KB，1 Pages; ManufacturerLEDtronics; Websitehttp://ledtronics.com.my

Download Datasheet Parametric View All

B3100TO4-24V/20-P Overview

Single Color LED Display Cluster, Orange, 25.4mm

Parameter Name	Attribute value
Maker	LEDtronics
Reach Compliance Code	unknown
color	ORANGE
Display height	25.4 mm
Maximum forward current	0.02 A
Number of functions	1
Optoelectronic device types	SINGLE COLOR LED DISPLAY CLUSTER

ZLG MagicARM2200 learning machine problem: I am using the ZLG MagicARM2200 learning machine. I have used FlashDown_net to download zlg_boot.hex into the experimental box and it is running normally. However, flashfxp and the experimental box (m...; timber ARM Technology

The latest embedded design textbook published in 2008, sharing the latest four: Just brought it from abroad, it's still hot...; besk Embedded System

Circuit-level electrostatic protection design techniques and ESD protection methods: The theoretical research on electrostatic discharge (ESD) is already quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by pred...; okhxyyo Power technology

Telecom responds to cable killer accusation: all reports are subject to the power authority report: [b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...; lopopo Talking

A simple question: Have 21ic and ee become one?: [i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....; 鑫海宝贝 Integrated technical exchanges

FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release: 1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components