BU-62864F3-120K datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-62864F3-120K

BU-62864F3-120K: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 INCH, CERAMIC, QFP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，57 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-62864F3-120K Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 INCH, CERAMIC, QFP-72

BU-62864F3-120K Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Address bus width	32
boundary scan	NO
Bus compatibility	PCI
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	32
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	3.94 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-62743/62843/62864

PCI ENHANCED MINIATURE

ADVANCED COMMUNICATION

ENGINE (PCI ENHANCED MINI-ACE®)

Make sure the next

Card you purchase

has...

FEATURES

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface

Terminal

•

Compatible with Enhanced Mini-ACE,

Mini-ACE (Plus) and ACE Generations

•

Choice of:

• RT only with 4K RAM (BU-62743)

• BC/RT/MT with 4K RAM (BU-62843)

• BC/RT/MT with 64K RAM, with RAM

Parity (BU-62864)

•

3.3V Logic

•

5V Transceiver. Available with 1760 or

McAir Compatible Options

•

1.0-inch square, 72-Pin Flatpack /

Formed Gull Lead Ceramic Package

•

Choice of 10, 12, 16, or 20MHz 1553

Clock

•

Highly Autonomous BC with Built-in

Message Sequence Control:

• Frame Scheduling

• Branching

• Asynchronous Message Insertion

• General Purpose Queue

• User-defined Interrupts

•

Advanced RT Functions:

• Global Circular Buffering

• Interrupt Status Queue

• 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or RT/

Monitor

Actual Size:

1.0” Square Package

DESCRIPTION

The PCI Enhanced Mini-ACE family of MIL-STD-1553 terminals pro-

vides a complete interface between a 32-Bit / 33MHz PCI Bus and a

MIL-STD-1553 bus. These terminals integrate dual transceiver, proto-

col logic, and 4K words or 64K words of RAM.

With a 1.0-inch square package, the PCI Enhanced Mini-ACE is

nearly 100% footprint and software compatible with the Enhanced

Mini-ACE, previous generation Mini-ACE (Plus) terminals, and is soft-

ware compatible with the older ACE series.

The PCI portion of the PCI Enhanced Mini-ACE is powered by 3.3V.

The PCI interface is NOT 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, includ-

ing versions incorporating McAir compatible transmitters, is provided.

There is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/

MT versions with 64K words of RAM include built-in RAM parity check-

ing.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This provides an autonomous means of

implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU.

The PCI Enhanced Mini-ACE RT offers the choices of single and

circular buffering, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7771

2002 Data Device Corporation

Recommended Resources

Human hand sensor alarm circuit

Bidirectional thyristor motor drive circuit a

Closed-loop speed control system with voltage feedback

Uninterruptible power supply circuit for personal microcomputer

Basic application circuit diagram of MAX743

Computer motherboard circuit diagram 820 1_51

PB ERROR: only 4K page alignments supported at this time, found in..: As the title says, I added the file of Mengtian input method to the PB Release directory, and after making image, an error message popped up: ERROR: only 4K page aligements supported at this time, fou...; bjgsxf Embedded System

Water level control circuit made using SW08 water level switch: This circuit uses two inductive water level sensors (model SW08) as the core to build a water level control system.The SW08 water level sensor is an external water level sensor. It is directly attache...; SJ13416037215 Creative Market

1:4 atomic bomb model 3D printing assembly [spraying completed] welcome to criticize: [i=s]This post was last edited by cardin6 on 2019-11-13 21:53[/i]I took some time to do something relatively small.Link: https://pan.baidu.com/s/1LMcA3JyCWqqrYWnUa028KwExtraction code: l0u3Let's make ...; cardin6 Creative Market

Does anyone have a routine for using FIFO and interrupts with I2C or SPI?: I have read many places and found that I2C and SPI applications all use API DataGet/DataSet to wait for sending and receiving. This waiting method is very inefficient. Does anyone have a routine using...; heich_tech Microcontroller MCU

How to configure the 16-bit input falling edge capture mode of the LM3S9B92 timer?: [align=left]Can anyone tell me what is wrong with my code configuration? The code is configured completely according to the configuration steps on the datasheet, but the falling edge capture mode cann...; 梦归魂 Microcontroller MCU

msp430 failure [urgent help]: Have any of you used the MSP430 f149 chip? I designed a circuit myself and used this chip. It was fine at first. After using it for a while, I couldn't download the program. I checked the jtag line an...; lininggray Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components