EEWORLDEEWORLDEEWORLD

Part Number

Search

74AVC16835ADGG

Description
Bus Driver, AVC Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56
Categorylogic    logic   
File Size114KB,12 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74AVC16835ADGG Overview

Bus Driver, AVC Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56

74AVC16835ADGG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNexperia
package instructionTSSOP,
Reach Compliance Codecompliant
seriesAVC
JESD-30 codeR-PDSO-G56
JESD-609 codee4
length14 mm
Logic integrated circuit typeBUS DRIVER
Humidity sensitivity level1
Number of digits18
Number of functions1
Number of ports2
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)4.6 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)1.2 V
Nominal supply voltage (Vsup)1.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width6.1 mm
INTEGRATED CIRCUITS
74AVC16835A
18-bit registered driver with Dynamic
Controlled Outputs™ (3-State)
Product data
Supersedes data of 2000 Jul 25
2002 Mar 15
Philips
Semiconductors

74AVC16835ADGG Related Products

74AVC16835ADGG 935267932112 935267932118
Description Bus Driver, AVC Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56 Bus Driver, AVC Series, 18-Func, 1-Bit, True Output, CMOS, PDSO56 Bus Driver, AVC Series, 18-Func, 1-Bit, True Output, CMOS, PDSO56
Is it Rohs certified? conform to conform to conform to
Maker Nexperia Nexperia Nexperia
package instruction TSSOP, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56
Reach Compliance Code compliant compliant compliant
series AVC AVC AVC
JESD-30 code R-PDSO-G56 R-PDSO-G56 R-PDSO-G56
JESD-609 code e4 e4 e4
length 14 mm 14 mm 14 mm
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER
Humidity sensitivity level 1 1 1
Number of digits 18 1 1
Number of functions 1 18 18
Number of ports 2 2 2
Number of terminals 56 56 56
Maximum operating temperature 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP TSSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260
propagation delay (tpd) 4.6 ns 4.6 ns 4.6 ns
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 1.2 V 1.2 V 1.2 V
Nominal supply voltage (Vsup) 1.5 V 1.5 V 1.5 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 40 40
width 6.1 mm 6.1 mm 6.1 mm
Base Number Matches - 1 1
FPGA Development Handbook
[i=s]This post was last edited by daxigua on 2015-10-26 16:50[/i] [align=center][b]Daxigua's "FPGA Development Handbook"[/b][/align] [align=left][align=center][size=5][color=#000000] Daxigua FPGA deve...
daxigua FPGA/CPLD
Seal
This post has been closed and will not be forwarded. [[i] This post was last edited by Nandao on 2013-12-15 14:33 [/i]]...
南盗 FPGA/CPLD
Will the capacitor discharge seek the shortest path?
Will the capacitor seek the shortest path when it discharges? If a discharge resistor is specially arranged to discharge the charge, then I would like to ask, why does the charge have to go through th...
小太阳yy Analog electronics
Is there any book specifically about BSP?
Urgent, thank you....
babyspider Embedded System
Let's take a look at this flow chart~
The stuff is in the attachment, the requirements are very specific, let's discuss it~~~~...
t415422 Talking
C6678 shared memory problem
MSMC is configured as L2 by default, and can be configured as L3 according to user needs. Since configuring it as L3 only does address mapping, the physical access time should still be an order of mag...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 409  1921  1811  893  1778  9  39  37  18  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号