EEWORLDEEWORLDEEWORLD

Part Number

Search

P1410A50NS50[OHM]C

Description
Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, PDIP14, PLASTIC, DIP-14
Categorylogic    logic   
File Size73KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Download Datasheet Parametric View All

P1410A50NS50[OHM]C Overview

Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, PDIP14, PLASTIC, DIP-14

P1410A50NS50[OHM]C Parametric

Parameter NameAttribute value
MakerRCD Components Inc.
Parts packaging codeDIP
package instructionPLASTIC, DIP-14
Contacts14
Reach Compliance Codecompliant
Other featuresMAX RISE TIME CAPTURED
JESD-30 codeR-PDIP-T14
JESD-609 codee0
length19.43 mm
Logic integrated circuit typePASSIVE DELAY LINE
Number of functions1
Number of taps/steps10
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output impedance nominal value (Z0)50 Ω
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height5.08 mm
surface mountNO
technologyHYBRID
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)50 ns
width7.62 mm
Popular must-read! Can't these 20 amplifier Q&A selections help you solve your problems?
If you want to learn analog circuit technology, you can't get around the amplifier.In the Amplifier section of our ADI Chinese Technical Forum, thousands of technical questions and expert answers from...
EEWORLD社区 Power technology
Can any experts please tell me what solution should be adopted in this situation?
Use SYMBOL to collect barcode data, and then transfer it to the PC database via wireless LAN. What solution is generally used?...
cdp820 Embedded System
Fudan Micro FM1935 self-polling door lock development information
Fudan Micro FM1935 self-polling door lock development information...
Jacktang Domestic Chip Exchange
Help, how can Xilinx suppress the RAM shift register with taps similar to Altera
[i=s] This post was last edited by koanzhongxue on 2014-8-27 15:25 [/i] Hello, teachers: I have recently been working on an FPGA project, porting the project from the Altera platform to the Xilinx pla...
koanzhongxue FPGA/CPLD
Electronic Circuits Volume 3 General Circuits [US] J. Marcus (including reader)
[i=s]This post was last edited by huaxiayz on 2015-12-8 14:16[/i] This is an old book. If you are interested, you can download it and have a look. The foreigner's basic theory is quite simple....
huaxiayz Analog electronics
[Award Ceremony] ADI Prize Download Activity 3 Two-wire Loop Powered Transmitter Solution
Activity details: >>[size=5][color=red]ADI prize download activity 3[/color][/size][url=https://www.eeworld.com.cn/huodong/ADI-3/][size=5][color=red][b]Two-wire loop-powered transmitter solution[/b][/...
苏莎莎 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 767  2024  710  491  1889  16  41  15  10  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号