EEWORLDEEWORLDEEWORLD

Part Number

Search

TKJ5S24A29MPA

Description
MIL Series Connector, 29 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle
CategoryThe connector    The connector   
File Size107KB,2 Pages
ManufacturerITT
Websitehttp://www.ittcannon.com/
Download Datasheet Parametric View All

TKJ5S24A29MPA Overview

MIL Series Connector, 29 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle

TKJ5S24A29MPA Parametric

Parameter NameAttribute value
MakerITT
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresSTANDARD: MIL-DTL-38999
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD OVER NICKEL
Contact point genderMALE
Coupling typeBAYONET
DIN complianceNO
empty shellNO
Filter functionYES
IEC complianceNO
JESD-609 codee4
MIL complianceYES
Manufacturer's serial numberTKJ5
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceCADMIUM PLATED
Shell materialALUMINUM ALLOY
Housing size24
Termination typeCRIMP
Total number of contacts29
MIL-DTL-38999 Series II Filter Connectors
Wall Mounting Receptacle
TKJ0
POLARIZING
KEYWAY
.322 (8.17) MAX.
1.066
(27.08)
MAX.
T THREAD
.322 (8.17) MAX.
TKJ
1.600
(40.64)
MAX.
T THREAD
J MAX.
M
N
A
DIA.
A
D
P DIA.
BLUE BAND
(INDICTATES REAR
RELEASE CONTACT
RETENTION SYSTEM)
.069 (1.74) MAX.
.069 (1.74)
MAX.
.090 (2.29)
MAX.
Crimp Piggyback
Wall Mounting Receptacle (Back Panel)
TKJ3
.477 (11.35) MAX.
P DIA.
POLARIZING
KEYWAY
J DIA.
M
N
.322 (8.17) MAX.
T THREAD
1.066
(27.08)
MAX.
.477 (11.35) MAX.
.322 (8.17) MAX.
T THREAD
1.600
(40.64)
MAX.
A
DIA.
C
DIA.
BLUE BAND
(INDICATES REAR
RELEASE CONTACT
RETENTION SYSTEM)
A
C
D
.069 (1.74) MAX.
.069 (1.74) MAX.
.090 (2.29)
MAX.
Crimp Piggyback
P
+.005 (0.13)
N
-.010 (0.25)
T.P
.594 (15.09) .125 (3.18)
.719 (18.26) .125 (3.18)
.812 (20.62) .125 (3.18)
.906 (23.01) .125 (3.18)
.969 (24.61) .125 (3.18)
1.062 (26.97) .125 (3.18)
1.156 (27.36) .125 (3.18)
1.250 (31.76) .125 (3.18)
1.375 (34.92) .152 (3.86)
Shell
Size
8
10
12
14
16
18
20
22
24
A
Dia. Max.
.474 (12.04)
.591 (15.01)
.751 (19.08)
.876 (22.25)
1.001 (25.43)
1.126 (28.60)
1.251 (31.78)
1.376 (34.95)
1.501 (38.13)
C
Dia. Max.
.547 (13.89)
.672 (17.06)
.844 (21.43)
.969 (24.61)
1.094 (27.78)
1.219 (30.96)
1.344 (34.13)
1.469 (37.31)
1.594 (40.48)
D
Dia. Max.
.299 (7.59)
.427 (10.85)
.541 (13.74)
.666 (16.92)
.791 (20.09)
.880 (22.35)
1.005 (25.52)
1.130 (28.70)
1.255 (31.88)
G
Dia. Max.
.562 (14.27)
.594 (15.08)
.720 (13.28)
.844 (21.43)
.969 (24.61)
1.063 (27.00)
1.188 (30.17)
1.313 (33.35)
1.438 (36.52)
J
Dia. Max.
.563 (14.30)
.680 (17.27)
.859 (21.82)
.984 (24.99)
1.108 (28.14)
1.233 (31.32)
1.358 (34.49)
1.483 (37.67)
1.610 (40.89)
M
Max.
.828 (21.03)
.954 (24.23)
1.047 (26.59)
1.141 (28.98)
1.234 (31.34)
1.328 (33.73)
1.453 (36.91)
1.578 (39.08)
1.703 (43.26)
T
Thread
.5625-24UNEF-2A
11/16-24UNEF-2A
13/16-20UNEF-2A
15/16-20UNEF-2A
1-1/16-18UNEF-2A
1-1/16-18UNEF-2A
1-3/16-18UNEF-2A
1-5/16-18UNEF-2A
1-7/16-18UNEF-2A
Dimensions shown in inch (mm)
Specifications and dimensions subject to change
www.ittcannon.com
27
Download "FPGA Application Development Introduction and Typical Examples" pdf
Huaqing Yuanjian 10th Anniversary Special, Well Worth Reading...
疾风追马 FPGA/CPLD
Question about TBSSEL_2
P4DIR|= BIT1+BIT2+BIT3+BIT4; // P1.2 P1.3 outputP4SEL|= BIT1+BIT2+BIT3+BIT4; // P1.2 TA1 mode P1.3 TA2 modeTBCTL = TBSSEL_2+MC_1+ID_3 ; // SMCLK, clear Tar, start Timer_B in incremental mode, divide b...
t_shaojun126 Microcontroller MCU
Recruiting Windows CE application development engineers in Shenzhen
Our company is recruiting engineers who are familiar with Windows CE application development or proficient in Win32 application development. Fresh graduates are not limited. pz_forever@126.com provide...
weishutian Embedded System
Don't brick my power supply
[i=s]This post was last edited by okhxyyo on 2015-10-26 13:15[/i] [align=left]Reposted from deyisupport[/align] [align=left][b]Author: [/b][b]Vaibhav Desai [/b][b]and [/b][b]Ian Bower[/b][/align][alig...
okhxyyo Analogue and Mixed Signal
fpga key debounce
When you use an oscilloscope to look at the signal input to the FPGA when a key is pressed, you can see obvious jitter. The key is usually pulled up to 1, which is 1 when not pressed. However, when it...
eeleader FPGA/CPLD
About Helper2416 sd burning uboot problem
I used IROM_Fusing_Tool to program the display successfully, but there was nothing in the TF card. The TF card was connected to the computer with a USB card reader....
cattle Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2658  840  813  1070  987  54  17  22  20  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号