L64210GC-20 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> L64210GC-20

L64210GC-20: DescriptionVideo Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68; CategoryThe embedded processor and controller Microcontrollers and processors; File Size308KB，13 Pages; ManufacturerLSC/CSI; Websitehttps://lsicsi.com

Download Datasheet Parametric Compare View All

L64210GC-20 Overview

Video Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68

L64210GC-20 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LSC/CSI
Parts packaging code	PGA
package instruction	PGA,
Contacts	68
Reach Compliance Code	unknown
Other features	4 X 8 BIT OUTPUT BUS
boundary scan	NO
maximum clock frequency	20 MHz
External data bus width	8
JESD-30 code	S-CPGA-P68
JESD-609 code	e0
length	28 mm
low power mode	NO
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Output data bus width	8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	4.242 mm
Maximum supply voltage	6 V
Minimum supply voltage	3 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	28 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, VIDEO SHIFT REGISTER

Preview

Download Datasheet

View All

L64210GC-20 Related Products

	L64210GC-20	L64211GC-15	L64210GM-12	L64211GM-16	L64210GC-15	L64210GM-16	L64210JC-15	L64210JC-20	L64211GC-20	L64211GM-12
Description	Video Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68	Video Shift Register, 8-Bit, CMOS, CPGA120, CERAMIC, PGA-120	Video Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68	Video Shift Register, 8-Bit, CMOS, CPGA120, CERAMIC, PGA-120	Video Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68	Video Shift Register, 8-Bit, CMOS, CPGA68, CERAMIC, PGA-68	Video Shift Register, 8-Bit, CMOS, PQCC68, PLASTIC, LCC-68	Video Shift Register, 8-Bit, CMOS, PQCC68, PLASTIC, LCC-68	Video Shift Register, 8-Bit, CMOS, CPGA120, CERAMIC, PGA-120	Video Shift Register, 8-Bit, CMOS, CPGA120, CERAMIC, PGA-120
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	PGA	PGA	PGA	PGA	PGA	PGA	LCC	LCC	PGA	PGA
package instruction	PGA,	PGA,	PGA,	PGA,	PGA,	PGA,	QCCJ,	PLASTIC, LCC-68	CERAMIC, PGA-120	CERAMIC, PGA-120
Contacts	68	120	68	120	68	68	68	68	120	120
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	4 X 8 BIT OUTPUT BUS	8 X 8 BIT OUTPUT BUS	4 X 8 BIT OUTPUT BUS	8 X 8 BIT OUTPUT BUS	4 X 8 BIT OUTPUT BUS	4 X 8 BIT OUTPUT BUS	4 X 8 BIT OUTPUT BUS	4 X 8 BIT OUTPUT BUS	8 X 8 BIT OUTPUT BUS	8 X 8 BIT OUTPUT BUS
boundary scan	NO	NO	NO	NO	NO	NO	NO	NO	NO	NO
maximum clock frequency	20 MHz	15 MHz	12 MHz	16 MHz	15 MHz	16 MHz	15 MHz	20 MHz	20 MHz	12 MHz
External data bus width	8	8	8	8	8	8	8	8	8	8
JESD-30 code	S-CPGA-P68	S-CPGA-P120	S-CPGA-P68	S-CPGA-P120	S-CPGA-P68	S-CPGA-P68	S-PQCC-J68	S-PQCC-J68	S-CPGA-P120	S-CPGA-P120
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0	e0
length	28 mm	33.525 mm	28 mm	33.525 mm	28 mm	28 mm	24.2316 mm	24.2316 mm	33.525 mm	33.525 mm
low power mode	NO	NO	NO	NO	NO	NO	NO	NO	NO	NO
Number of terminals	68	120	68	120	68	68	68	68	120	120
Maximum operating temperature	70 °C	70 °C	125 °C	125 °C	70 °C	125 °C	70 °C	70 °C	70 °C	125 °C
Output data bus width	8	8	8	8	8	8	8	8	8	8
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA	PGA	PGA	PGA	PGA	PGA	QCCJ	QCCJ	PGA	PGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	CHIP CARRIER	CHIP CARRIER	GRID ARRAY	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.242 mm	4.19 mm	4.242 mm	4.19 mm	4.242 mm	4.242 mm	5.08 mm	5.08 mm	4.19 mm	4.19 mm
Maximum supply voltage	6 V	6 V	6 V	6 V	6 V	6 V	6 V	6 V	6 V	6 V
Minimum supply voltage	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	YES	YES	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY	COMMERCIAL	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	J BEND	J BEND	PIN/PEG	PIN/PEG
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	QUAD	QUAD	PERPENDICULAR	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	28 mm	33.525 mm	28 mm	33.525 mm	28 mm	28 mm	24.2316 mm	24.2316 mm	33.525 mm	33.525 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER	DSP PERIPHERAL, VIDEO SHIFT REGISTER
Maker	LSC/CSI	LSC/CSI	-	LSC/CSI	LSC/CSI	LSC/CSI	LSC/CSI	LSC/CSI	LSC/CSI	LSC/CSI

Recommended Resources

non-diode rectifier

Internal structure block diagram of infrared remote control chip uPC1373

FM-AM tuner circuit (UTC TA7640AP)

Automatic plant waterer circuit diagram

Contactless lantern controller

Motor automatic switching starting circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components