2200GAH15IPA3SB datasheet, PDF

2200GAH15IPA3SB: DescriptionStrain Guage Sensor, Absolute, 0Psi Min, 1500Psi Max, 0.15%, 0.20-10.20V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200GAH15IPA3SB Overview

Strain Guage Sensor, Absolute, 0Psi Min, 1500Psi Max, 0.15%, 0.20-10.20V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Gems Sensors & Controls
Reach Compliance Code	unknown
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	0.20V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	0.20-10.20V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE
Maximum pressure range	1500 Psi
Minimum pressure range
Pressure sensing mode	ABSOLUTE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/MATE

【Development Kit for nRF52840】+ Review 5-thread trial: [i=s] This post was last edited by damiaa on 2018-12-27 16:02 [/i] [Development Kit for nRF52840] + Evaluation of five threads To play with thread, you need more than two boards (ZIGBEE needs more). I...; damiaa MCU

[Help] Is it difficult to run UCOSII on LPC1114 M0?: LPC1114 CORTEX-M0 FLASH 32KB SRAM 8KBI don't know what space UCOSII needs.I want to use cortex-M0 to do a small project with four voltage sampling, a small algorithm and four PWM outputsI saw in the p...; 常见泽1 NXP MCU

Why does PIC18 have an additional LAT register than PIC16?: The operation is not as simple as PIC16, why add it? What is the benefit? Please help me solve the problem, thank you....; JLennon Microchip MCU

Eboot problem, I didn't explain the problem clearly last time: 0xFF000000 ; see if we are in flash or in ram bne %f20 ; go ahead if we are already in ram ; This is the loop that perform copying. ldr r0, = 0x38000 ; offset into the RAM add r0, r0, #PHYBASE ; add p...; 一无所知 Embedded System

How to encapsulate your own Verilog module into an IP core: Make your design into BlackBox, that is, netlist file, so that others can't see your design but can call your module. Detailed reference information is as follows: 1. What is BlackBox - A large design...; eeleader FPGA/CPLD

Some MSP430 tutorials: [i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] msp430 PDF information...; nandehutu586 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components