530AC604M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AC604M000DGR

530AC604M000DGR: DescriptionLVPECL Output Clock Oscillator, 604MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC604M000DGR Overview

LVPECL Output Clock Oscillator, 604MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC604M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	604 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

W7800 series application circuit

High liquid level alarm device circuit diagram

TV sound receiver

Current source circuit diagram

Piano tone forming circuit

Pin function diagram of VD5026/27

DIY laser anti-theft system: [p=25, null, left][color=rgb(0, 0, 0)]You can DIY one, it's fun. [/color][/p][p=25, null, left][color=rgb(0, 0, 0)]Materials: perforated board (universal board), Dupont wire, transistor (S8550), photo...; Aguilera DIY/Open Source Hardware

[Operational Amplifier Noise Optimization Activity] The second wave of Xiaomi boxes received as gifts: Easy to use and affordable. High-end, classy, low-key, luxurious and meaningful. Thanks to [size=4][color=#ff0000]EEWORLD[/color][/size] Thanks to [color=#ea272a][font=黑体, Arial, Helvetica, sans-serif...; 陌路绝途 Talking

Wince gprs dial-up connection, the number cannot be dialed after adding the CGDCONT command: I set up a dial-up connection on the wince6.0 board, set the baud rate, etc., connected to the network, and dialed. But if I want to specify the cmnet network, add "AT+CGDCONT=1,"IP","CMNET"" in the a...; lai30540 Embedded System

Urgent~~ I need a graduation thesis on microcontroller alarm sound design - preferably a more complete one - thank you all--!: I'm looking for a graduation thesis on the design of alarm sound for a single chip microcomputer. It's best to be complete. Thank you all! I need it urgently. I can't write it myself. Can any brothers...; biaolove77 MCU

Can the AD conversion input voltage be greater than the reference voltage?: Can the AD conversion input voltage be greater than the reference voltage? AD comes with automatic gain control PGA, which can be programmed to 0.5, 1,,,, the reference voltage is internal 2.4V, and t...; Feeling_atHome Microcontroller MCU

Start debugging the touch screen: Today I started to debug the touch screen with 44b0. I simulated the timing of ILI9320 first. After reading its PDF, I felt that there should be no problem with the timing. I first wrote the register ...; 张无忌1987 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components