EEWORLDEEWORLDEEWORLD

Part Number

Search

531NA563M000DG

Description
LVDS Output Clock Oscillator, 563MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NA563M000DG Overview

LVDS Output Clock Oscillator, 563MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA563M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency563 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
2407 load program help, urgent! Thank you all heroes
这个是我的cmd文件: MEMORY { PAGE 0:VECSorigin = 0000h,length = 0040hFLASH:origin =0100h,length = 7F00hSARAM_P:origin = 8100h,length = 1000h PAGE 1:B2:origin = 0060h,length = 020hB0:origin = 200h,length = 100...
wuyanghua Microcontroller MCU
Wuxi area recruits layout engineers with more than 2 years of experience in Protel or Cadence
Wuxi area recruits layout engineers, more than 2 years of protel or cadence experience, QQ: 330810540...
pcb111222 PCB Design
About t6963 control LCD display graphics program
I am now working on a program to control LCD graphics using T6963. I originally wanted to operate only one row of pixels, but the same operation effect was produced on other rows. Does anyone know how...
洗了八吨水 Embedded System
What should I do if IF and ENDIF in platform.reg are asymmetrical?
Hey guys, after importing the manufacturer's BSP into WinCE5.0 Platform Builder, I customized an Internet Appliance OS. As a result, the following error occurred when making the run-time image after s...
cqwangsf Embedded System
Please advise on the installation of USB device driver
Dear experts, I have just started to develop device drivers. Now I have a question for you. Please enlighten me! I already have a sys file for the driver and I wrote an inf file myself. When the devic...
shuimiao11 Embedded System
Looking for the data sheet of LM78H12K - MIL
I'm looking for a data sheet for the LM78H12K - MIL iron cap TO-3 package. Thank you....
燕园技术宅 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 154  2145  98  2084  913  4  44  2  42  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号