DCM-27W2SBT datasheet, PDF - EEWORLD Datasheet

DCM-27W2SBT: DescriptionD Subminiature Connector, 27 Contact(s), Female, Solder Terminal, Socket,; CategoryThe connector The connector; File Size1001KB，14 Pages; ManufacturerCinch Connectivity Solutions

Download Datasheet Parametric View All

DCM-27W2SBT Overview

D Subminiature Connector, 27 Contact(s), Female, Solder Terminal, Socket,

Parameter Name	Attribute value
Maker	Cinch Connectivity Solutions
Reach Compliance Code	compliant
Body/casing type	SOCKET
Connector type	D SUBMINIATURE CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	GOLD (30)
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
empty shell	NO
Filter function	NO
IEC compliance	NO
insulator material	GLASS FILLED DIALLYL PHTHALATE
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	1
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	YES
Installation type	BOARD
Shell surface	TIN
Shell material	STEEL
Housing size	4/C
Termination type	SOLDER
Total number of contacts	27
UL Flammability Code	94V-0

LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802: The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...; LOTO2018 Analog electronics

【GD32-colibri-F350RX】+USART to realize serial data communication: In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...; anger0925 GD32 MCU

FPGA Design and Application Books: Free book downloads available...; eeleader FPGA/CPLD

Moderator: NVIC_SystemReset() does not reset the system: I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...; zhang67766 stm32/stm8

A5 RTL8188EU Guide: [b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...; 明远智睿Lan Linux and Android

[FPGA Tips] How to calculate the delay level?: wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components