EEWORLDEEWORLDEEWORLD

Part Number

Search

MC0.125W12061%402KFR

Description
RESISTOR 1206 402K 1% FULL
File Size1MB,11 Pages
ManufacturerMulticomp
Download Datasheet View All

MC0.125W12061%402KFR Overview

RESISTOR 1206 402K 1% FULL

1206
Thick Film Chip Resistor
Ratings:
Type
Power Rating
Max. Working Voltage
Max. Overload Voltage
Temperature Range
Ambient Temperature
1206
0.125W (1/8W)
200V
400V
-55°C to +155°C
70°C
Resistors shall have a power rating based on continuous load operation at an ambient temperature of 70°C. For temperature
in excess of 70°C, the load shall be derate as shown in figure 1.
Power Rating:
Effective figures of nominal resistance shall be in accordance with E-24 and E-96 series. E-96 series for 1%
and E-24 series for 2% and 5%
Nominal Resistance
Construction:
a. Protective coating : Epoxy
b. Al
2
O
3
high purity alumina substrate : Al 96%
c. Resistive element : RuO
2
, Ag, Glass
d. Termination (Inner ) : Ag/Pd
e. Termination (Between) : Ni plating film
f. Termination (Outer) : Sn plating film
www.element14.com
www.farnell.com
www.newark.com
Page <1>
20/07/12
V1.0
Cyclone V has been waiting for a long time
Apply for a board to try, I don't know if I can try it first...
aihuazou FPGA/CPLD
A batch of F107 chips cannot serial ISP problem
I have ordered a batch of STM32F107VCT6 from ST, but I cannot use serial port ISP, but JTAG is normal. It's busy here, please advise.The complete marking on the chip:-----------------STM32F107VCT6 Z99...
pd840228 stm32/stm8
Detailed explanation of the popular noise reduction technology in the optical drive market
The noise of the optical drive is mainly divided into mechanical friction noise and mechanical vibration noise. The former comes from the friction "wind sound" emitted when the optical drive spindle m...
songrisi Analog electronics
555 integrated circuit production and fully automatic charger production
555 integrated circuit production of fully automatic charger production + 555 motorcycle anti-theft alarm circuit :)...
zqy367869 MCU
FPGA BERT
If I only know a little bit of Verilog and have used Quartus, I would like to ask how long it would take to develop a bit error meter (low frequency 2-4G) using FPGA? Thank you for your answers....
zero3360 FPGA/CPLD
Android system application development improvement part 2
9: Google Android Development Introduction and Practical Video Tutorial Link: [url] http://pan.baidu.com/share/link?shareid=1874515226&uk=1781566021[/url] Password: ucuk 10 The latest Android Android ...
楞伽山人 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1591  251  887  2838  224  33  6  18  58  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号