54202-T30-03T-LF datasheet, PDF

54202-T30-03T-LF: DescriptionBoard Connector, 3 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Black Insulator, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size186KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54202-T30-03T-LF Overview

Board Connector, 3 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Black Insulator, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.15 inch
body length	0.3 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN (100)
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	100u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	3
UL Flammability Code	94V-0

PDS: Rev :W

STATUS:Released

Printed: Jul 17, 2012

Qsys system uses NiosII and custom AvalonMM slave interface to generate the system without reset input port?: I customized a hardware algorithm for finding the greatest common divisor of two numbers a and b, and then connected it to the Qsys system using the avalon MM slave device interface. The system includ...; zpccx FPGA/CPLD

ucos: Hello everyone, I've recently been learning about the ucos system. In the OSTickISR function, there is an OSIntNesting. What is the function of this variable? ? ? ?...; jinzhongxiao Real-time operating system RTOS

We have officially resumed work. Have all the measures been implemented?: Is there anyone checking your temperature at the door of your company? Do you all wear masks and gloves to work? Do you disinfect before entering the company? . . ....; led2015 Talking

List of FPGA Logic Design Considerations: This is a list of things to note in logic design. Errors caused by this often make the design unreliable or slow. In order to improve design performance and increase reliability at speed, you must mak...; eeleader FPGA/CPLD

Analysis of a very classic triode switching circuit: Very simple, detailed and practical analysis of the classic triode switching circuit...; linda_xia Analog electronics

China Video Tutorial Base: Let's share good resources. Haha, I think it's good. I'd like to give it a thumbs up [url=http://www.shpnet.cn/index.php?fromuid=94385]China Video Tutorial Base[/url]...; jackfool Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components