530WC43M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WC43M0000DGR

530WC43M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC43M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC43M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	43 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Adjustable output voltage regulator circuit diagram

220V/12V 150W switching power supply circuit diagram

Transistor Mixer Circuit 02

Application of frequency converter in machine tools

CWDQX-101 dishwasher program controller control circuit diagram

LA4145 power amplifier circuit

The principle, composition and functions of each sensor of DJI UAV flight control system: [size=4]In the past, eight out of ten people who worked on drones were from the fields of aviation, pneumatics, and mechanics, and they were more concerned about how to make the aircraft fly stably, f...; 兰博 Robotics Development

LQ-580K dot matrix printer problem: This printer works fine when printing A4 or B5 paper in a single machine, but it always pauses when printing multiple layers of paper in a single machine. The system is 2000. Because there is no 580K ...; valentino RF/Wirelessly

General variable gain amplifier advice!: General Purpose Variable Gain Amplifier1. MissionDesign and manufacture a universal variable gain amplifier, the gain of which can be set manually or program-controlled, without an adjustment potentio...; 苏澜澜 Analog electronics

【FPGA Learning Series-PS2 Keyboard】: [align=left]PS2[font=宋体] uses a bidirectional synchronous serial protocol. [/font][/align][align=left]The port structure and pin definitions are as follows[/align] [align=left][img=553,171]file:///C:\...; 白丁 FPGA/CPLD

Full HD video and audio capture card solution: Support 3- way HDMI V1.3 (including deep color) video input interface;Support 720P , 1080I 30FPS and other high-definition signal input;Support PCIe × 1 , × 4 interfaces;Support Windows DirectShow sta...; ycx10000 Medical Electronics

I have 50 or so AT89C52 dual in-line chips in spare. Anyone want them? qq421403872: I have 20+ PIC16F1825 dual in-line chips. Anyone want them? qq421403872 I have 8-bit Fujitsu emulators I have 50+ AT89c52s I have 2 Nuvoton development boards I have...; cjfwindy 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components