EEWORLDEEWORLDEEWORLD

Part Number

Search

531QC433M000DG

Description
CMOS/TTL Output Clock Oscillator, 433MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QC433M000DG Overview

CMOS/TTL Output Clock Oscillator, 433MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QC433M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency433 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[FPGA Open Source Tutorial Series] Chapter 11 Serial Port Transmitter Module Design and Verification
[align=center][color=#000][size=15px][b][size=6]Serial port sending module design and verification [/size][/b][/size][/color][/align][align=center][color=#000][size=15px][b][size=6] [/size][/b][/size]...
芯航线跑堂 FPGA/CPLD
Will there be any problems if the 12V power supply is used to power two LM2596s at the same time?
I am a newbie and I don't know much about power supply. I want to get 5V and 3.3V by reducing 12V. I have tried to use 117 before, but the solution does not work and can only output 3.3V. Now I have t...
bule Analog electronics
A Problem in VC Program Transplantation
I ported a program written in VC to WinCE. I used a CHtmlView class, but it is not supported in WinCE. What should I do?...
zoling Embedded System
Sharing videos on learning C language, friends who need it can collect it!
The author is here to share with you a C language learning video. Friends who need it can watch it. I hope it can help you! Cloud disk download link: [url]http://pan.baidu.com/s/1mh8HJHQ[/url] Passwor...
深入细化 TI Technology Forum
Why does this error always occur in the joint simulation of Xilinx 12.4 and modelsim?
I want to ask for an answer. Why does the co-simulation of Xilinx 12.4 and modelsim always have such errors? I changed the modelsim version from 10.1 to 10.4 but it still doesn't work. Does anyone kno...
Luuu0324 FPGA/CPLD
Xiang Shuai, please help. MDK software simulation does not have CAN peripherals.
When debugging STM32F107with MDK 3.80, the peripheral does not have a CAN part. I heard online that others have it. I guess some plugins have been installed. Please help! See the picture above for the...
septem stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2465  2275  1604  910  1528  50  46  33  19  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号