EEWORLDEEWORLDEEWORLD

Part Number

Search

IDTQS74FCT2543CTSO8

Description
Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, SOIC-24
Categorylogic    logic   
File Size126KB,6 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDTQS74FCT2543CTSO8 Overview

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, SOIC-24

IDTQS74FCT2543CTSO8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP,
Contacts24
Reach Compliance Codeunknown
seriesFCT
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length15.4 mm
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)7 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width7.5 mm

IDTQS74FCT2543CTSO8 Preview

IDTQS74FCT2543AT/CT
HIGH-SPEED CMOS 8-BIT BUS INTERFACE LATCH TRANSCEIVER
INDUSTRIAL TEMPERATURE RANGE
HIGH-SPEED CMOS
8-BIT BUS INTERFACE
LATCH TRANSCEIVER
FEATURES:
CMOS power levels: <7.5mW static
Undershoot clamp diodes on all inputs
True TTL input and output compatibility
Ground bounce controlled outputs
Reduced output swing of 0 to 3.5V
Built-in 25Ω series resistor outputs reduce reflection and other
system noise
A and C speed grades
I
OL
= 12mA
Available in SOIC and QSOP packages
IDTQS74FCT2543AT/CT
DESCRIPTION:
The IDTQS74FCT2543T is an 8-bit high-speed CMOS TTL-compatible
latched bus transceiver with 3-state outputs. These outputs have 25Ω
resistors, useful for driving transmission lines and reducing system noise.
The 2543T series parts can replace the 543T series to reduce noise in an
existing design. All inputs have clamp diodes for undershoot noise
suppression. All outputs have ground bounce suppression. Outputs will
not load an active bus when Vcc is removed from the device.
FUNCTIONAL BLOCK DIAGRAM
A BUS
25
OEBA
CEBA
2
23
14
LATCH
LEAB
CEAB
11
LEBA
1
LATCH
13
OEAB
25
B BUS
INDUSTRIAL TEMPERATURE RANGE
1
c
2001 Integrated Device Technology, Inc.
JANUARY 2001
DSC-5251/2
IDTQS74FCT2543AT/CT
HIGH-SPEED CMOS 8-BIT BUS INTERFACE LATCH TRANSCEIVER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
LEBA
OEBA
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
CEAB
GND
1
2
3
4
5
6
7
8
9
10
11
12
SO24-2
SO24-8
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
CEBA
B
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
LEAB
OEAB
ABSOLUTE MAXIMUM RATINGS
Symbol
V
TERM
T
STG
I
OUT
I
IK
I
OK
Description
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current Max Sink Current/Pin
Input Diode Current, V
IN
< 0
Output Diode Current, V
OUT
< 0
Max.
(1)
Unit
V
°C
mA
mA
mA
FCTL
– 0.5 to +7
– 65 to +150
120
– 20
– 50
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
CAPACITANCE
(T
A
= +25
O
C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
(1)
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
8
8
Max.
Unit
pF
pF
FCT_1
SOIC/ QSOP
TOP VIEW
NOTE:
1. This parameter is measured at characterization but not tested.
PIN DESCRIPTION
Pin Names
OEAB
OEBA
CEAB
CEBA
LEAB
LEBA
A
0
–A
7
B
0
–B
7
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or B-to-A 3-State Outputs
B-to-A Data Inputs or A-to-B 3-State Outputs
FUNCTION TABLE
CEAB
H
X
X
L
X
L
X
CEBA
H
X
X
X
L
X
L
(1)
Inputs
Outputs
LEBA
X
X
H
H
L
X
H
OEAB
X
H
X
L
X
L
H
OEBA
X
H
X
X
L
H
L
Ax
Z
Z
X
B
Z
NC
Bx
Z
Z
X
A
NC
Z
Function
Disabled, Hold
Disabled
Hold
A to B Latch Transparent
B to A Latch Transparent
Hold Previous A Data
Hold Previous B Data
LEAB
X
X
H
L
H
H
X
NOTE:
1. H = HIGH
L = LOW
NC = No change
X = Don’t care
Z = High-Impedance
2
IDTQS74FCT2543AT/CT
HIGH-SPEED CMOS 8-BIT BUS INTERFACE LATCH TRANSCEIVER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= -40°C to +85°C, V
CC
= 5.0V ± 5%
Symbol
V
IH
V
IL
∆V
T
I
IH
I
IL
I
OZ
I
OR
V
IC
V
OH
V
OL
R
OUT
Parameter
Input HIGH Level
Input LOW Level
Input Hysteresis
Input HIGH Current
Input LOW Current
Off-State Output Current (Hi-Z)
Current Drive
Input Clamp Voltage
Output HIGH Voltage
Output LOW Voltage
Output Resistance
V
CC
= Max.
V
CC
= Min., V
OUT
= 2V
(2)
V
CC
= Min., I
IN
= –18mA, T
A
= 25
°
C
(2)
V
CC
= Min.
V
CC
= Min.
V
CC
= Min.
I
OH
= -15mA
I
OL
= 12mA
I
OL
= 12mA
0
V
IN
Vcc
50
2.4
20
–0.7
28
±5
–1.2
0.5
40
µA
mA
V
V
V
Test Conditions
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
TLH
- V
THL
for all inputs
V
CC
= Max.
0
V
IN
< Vcc
Min.
2
Typ.
(1)
0.2
Max.
0.8
±5
Unit
V
V
V
µA
NOTES:
1. Typical values are at V
CC
= 5.0V, T
A
= 25°C.
2. This parameter is guaranteed but not tested.
POWER SUPPLY CHARACTERISTICS
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= -40°C to +85°C, V
CC
= 5.0V ± 5%
Symbol
I
CC
Parameter
Quiescent Power Supply Current
Test Conditions
(1)
V
CC
= Max.
freq = 0
0V
V
IN
0.2V or
Vcc-0.2V
V
IN
Vcc
V
CC
= Max.
V
IN
= 3.4V
(2)
freq = 0
V
CC
= Max.
Outputs Open and Enabled
One Bit Toggling
50% Duty Cycle
Other inputs at GND or Vcc
(3,4)
Min.
Max.
1.5
Unit
mA
∆I
CC
Supply Current per Input TTL Inputs HIGH
2
mA
I
CCD
Supply Current per Input per MHz
0.25
mA/MHz
FCTL
NOTES:
1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven input (V
IN
= 3.4V).
3. For flip-flops, I
CCD
is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of
device power consumption only and does not include power to drive load capacitance or tester capacitance.
4. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
i
N
i
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
i
= Input Frequency
N
i
= Number of Inputs at f
i
All currents are in milliamps and all frequencies are in megahertz.
3
IDTQS74FCT2543AT/CT
HIGH-SPEED CMOS 8-BIT BUS INTERFACE LATCH TRANSCEIVER
INDUSTRIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
(1)
74FCT2543AT
Symbol
t
PHLB
t
PLHB
t
PHLL
t
PLHL
t
PZH
t
PZL
t
PLZ
t
PHZ
t
S
t
H
t
W
Parameter
(2)
Propagation Delay
Transparant Mode
An to Bn or Bn to An
Propagation Delay
LEBA
to An,
LEAB
to Bn
Output Enable Time
OEBA
or
OEAB
to An or Bn
CEBA
or
CEAB
to An or Bn
Output Disable Time
OEBA
or
OEAB
to An or Bn
CEBA
or
CEAB
to An or Bn
Set-up Time, HIGH or LOW
An or Bn to
LEBA
or
LEAB
Hold Time, HIGH or LOW
An or Bn to
LEBA
or
LEAB
LEBA
or
LEAB
Pulse Width LOW
Min.
2.5
Max.
6.5
74FCT2543CT
Min.
2.5
Max.
5.5
Unit
ns
2.5
2
8
9
2.5
2
7
8
ns
ns
2
7.5
2
6.5
ns
2
2
5
2
2
5
ns
ns
ns
NOTES:
1. C
LOAD
= 50pF, R
LOAD
= 500Ω unless otherwise noted.
2. Minimums guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.
4
IDTQS74FCT2543AT/CT
HIGH-SPEED CMOS 8-BIT BUS INTERFACE LATCH TRANSCEIVER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS
V
CC
500
V
IN
Pulse
Generator
D.U.T.
50pF
R
T
C
L
500
V
OUT
7.0V
SWITCH POSITION
Test
Open Drain
Disable Low
Enable Low
All Other Tests
Open
FCTL
Switch
Closed
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
FC TL lin k
SET-UP, HOLD, AND RELEASE TIMES
DATA
INPUT
t
SU
TIM ING
INPUT
ASYNCHRONOUS C ONTROL
PRES ET
CLEAR
ETC.
SYNCHRO NOUS CONTRO L
PRES ET
CLEAR
CLOCK ENABLE
ETC.
t
REM
t
H
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
FC TL lin k
PULSE WIDTH
LO W -HIGH-LOW
PULSE
t
W
HIGH-LOW -HIGH
PULSE
FC TL lin k
1.5V
1.5V
t
SU
t
H
PROPAGATION DELAY
SAM E PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE P HASE
INPUT TRANSITION
t
PH L
t
PH L
3V
1.5V
0V
V
OH
1.5V
V
OL
3V
1.5V
0V
FC TL lin k
ENABLE AND DISABLE TIMES
ENAB LE
DISA BLE
3V
CO NTROL
INPUT
t
PZL
OUTPUT
NO RM A LLY
LO W
SW ITCH
CLOSE D
t
PZH
OUTPUT
NO RM A LLY
HIGH
SW ITCH
OPEN
3.5V
1.5V
0.3V
t
PHZ
0.3V
1.5V
0V
0V
FC TL lin k
1.5V
t
PLZ
0V
3.5V
V
OL
V
OH
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-
HIGH
2. Pulse Generator for All Pulses: Rate
1.0MHz; t
F
2.5ns; t
R
2.5ns
5

IDTQS74FCT2543CTSO8 Related Products

IDTQS74FCT2543CTSO8 IDTQS74FCT2543ATQ8 IDTQS74FCT2543CTQ8 IDTQS74FCT2543ATSO8
Description Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, SOIC-24 Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, QSOP-24 Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, QSOP-24 Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, SOIC-24
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code SOIC SOIC SOIC SOIC
package instruction SOP, QSOP-24 QSOP-24 SOP,
Contacts 24 24 24 24
Reach Compliance Code unknown unknown unknown unknown
series FCT FCT FCT FCT
JESD-30 code R-PDSO-G24 R-PDSO-G24 R-PDSO-G24 R-PDSO-G24
JESD-609 code e0 e0 e0 e0
length 15.4 mm 8.65 mm 8.65 mm 15.4 mm
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
Number of digits 8 8 8 8
Number of functions 1 1 1 1
Number of ports 2 2 2 2
Number of terminals 24 24 24 24
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR
Output polarity TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SSOP SSOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE
propagation delay (tpd) 7 ns 8 ns 7 ns 8 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.65 mm 1.75 mm 1.75 mm 2.65 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.635 mm 0.635 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
width 7.5 mm 3.9116 mm 3.9116 mm 7.5 mm
Amplifier Noise
[align=left][color=#000]Please help me with a question: [/color][/align][align=left][color=000]The question is about amplifier noise. When I was experimenting with the programmable gain amplifier [col...
小海不怕 Analogue and Mixed Signal
Classification of crystal diodes
Classification of crystal diodesClassification by use 1. Detection diode   In principle, extracting the modulated signal from the input signal is detection. Taking the size of the rectified current (1...
fighting Energy Infrastructure?
PYB Nano drives digital tube to simulate traffic lights
This time, the GPIO of the PYB Nano development board is used to directly drive the LIN-3643SR four-digit common cathode digital tube display to realize the function of simulating a traffic light. Thi...
hanyeguxingwo MicroPython Open Source section
Zhou Gong, nxp, Embest, which one has better m0
Zhou Gong, nxp, Embest, which one has better m0I saw a post on the eeworld forum that was quite good but I can't find it now....
william228 MCU
2011 Electronics Championship Semi-final Simulation
[i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i] 2011 Electronics Championship Semi-final Simulation...
sunshine0708 Electronics Design Contest
Please help again
Although I understand the timer, I still can't solve this problem. As follows: Use the timer to count, add 1 per second, use the digital tube to display 1~999, and use interrupts. My device is stc12c5...
努力嘉禾 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1257  2315  2091  2433  1063  26  47  43  49  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号