datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> U62H256AS1K35G1
PDF
Preview

U62H256AS1K35G1

Description
Standard SRAM, 32KX8, 35ns, CMOS, PDSO28, 0.330 INCH, SOP-28
Categorystorage    storage   
File Size84KB，10 Pages
ManufacturerAlliance Memory
Environmental Compliance  
Download Datasheet Parametric View All

U62H256AS1K35G1 Overview

Standard SRAM, 32KX8, 35ns, CMOS, PDSO28, 0.330 INCH, SOP-28

U62H256AS1K35G1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAlliance Memory
Parts packaging codeSOIC
package instructionSOP,
Contacts28
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time35 ns
JESD-30 codeR-PDSO-G28
length18.1 mm
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width8.75 mm

U62H256AS1K35G1 Preview

U62H256A
Automotive Fast 32K x 8 SRAM
Features
F
32768 x 8 bit static CMOS RAM
F
35 and 55 ns Access Time
F
Common data inputs and
F
F
Description
The U62H256A is a static RAM
manufactured using a CMOS pro-
cess technology with the following
operating modes:
- Read
- Standby
- Write
- Data Retention
The memory array is based on a
6-Transistor cell.
The circuit is activated by the fal-
ling edge of E. The address and
control inputs open simultaneously.
According to the information of W
and G, the data inputs, or outputs,
are active. In a Read cycle, the
data outputs are activated by the
falling edge of G, afterwards the
data word will be available at the
outputs DQ0-DQ7. After the
address change, the data outputs
go High-Z until the new information
is available. The data outputs have
no preferred state. The Read cycle
is finished by the falling edge of W,
or by the rising edge of E, respec-
tively.
Data retention is guaranteed down
to 2 V. With the exception of E, all
inputs consist of NOR gates, so
that no pull-up/pull-down resistors
are required.
F
F
F
F
F
F
F
F
data outputs
Three-state outputs
Typ. operating supply current
35 ns: 45mA
55 ns: 30mA
Standby current < 50 µA at 125°C
TTL/CMOS-compatible
Power supply voltage 5 V
Operating temperature range
-40 °C to 85 °C
-40 °C to 125 °C
CECC 90000 Quality Standard
ESD protection > 2000 V
(MIL STD 883C M3015.7)
Latch-up immunity >100 mA
Package: SOP28 (300/330 mil)
Pin Configuration
Pin Description
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
VCC
W
A13
A8
A9
A11
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Signal Name
A0 - A14
DQ0 - DQ7
E
G
W
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
SOP
22
21
20
19
18
17
16
15
Top View
November 01, 2001
1
U62H256A
Block Diagram
A6
A7
A8
A9
A10
A11
A12
A13
A14
Row Address
Inputs
Row Decoder
Memory Cell
Array
512 Rows x
64 x 8 Columns
Common Data I/O
A0
A1
A2
A3
A4
A5
Column Address
Inputs
Column Decoder
DQ0
Sense Amplifier/
Write Control Logic
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
Address
Change
Detector
Clock
Generator
Truth Table
Operating Mode
Standby/not selected
Internal Read
Read
Write
* H or L
V
CC
V
SS
E
W
G
E
H
L
L
L
W
*
H
H
L
G
*
H
L
*
DQ0 - DQ7
High-Z
High-Z
Data Outputs Low-Z
Data Inputs High-Z
Characteristics
All voltages are referenced to V
SS
= 0 V (ground).
All characteristics are valid in the power supply voltage range and in the operating temperature range specified.
Dynamic measurements are based on a rise and fall time of
≤
5 ns, measured between 10 % and 90 % of V
I
, as well as
input levels of V
IL
= 0 V and V
IH
= 3 V. The timing reference level of all input and output signals is 1.5 V,
with the exception of the t
dis
-times and t
en
-times, in which cases transition is measured ±200 mV from steady-state voltage.
Maximum Ratings
a
Power Supply Voltage
Input Voltage
Output Voltage
Power Dissipation
Operating Temperature
Storage Temperature
Output Short-Circuit Current
at V
CC
= 5 V and V
O
= 0 V
c
a
Symbol
V
CC
V
I
V
O
P
D
K-Type
A-Type
T
a
T
stg
| I
OS
|
Min.
-0.5
-0.5
-0.5
-
-40
-40
-65
Max.
7
V
CC
+ 0.5
b
V
CC
+ 0.5
b
1
85
125
150
200
Unit
V
V
V
W
°C
°C
mA
Stresses greater than those listed under „Absolute Maximum Ratings“ may cause permanent damage to the device. This is a stress rating
only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability
b
Maximum voltage is 7 V
c
Not more than 1 output should be shorted at the same time. Duration of the short circuit should not exceed 30 s.
2
November 01, 2001
U62H256A
Recommended
Operating Conditions
Power Supply Voltage
Input Low Voltage
d
Symbol
V
CC
V
IL
V
IH
Conditions
Min.
4.5
-0.3
2.2
Max.
5.5
0.8
V
CC
+ 0.3
Unit
V
V
V
Input High Voltage
d
-2 V at Pulse Width 30 ns
Electrical Characteristics
Supply Current - Operating Mode
Symbol
I
CC(OP)
V
CC
V
IL
V
IH
t
cW
t
cW
Conditions
=
=
=
=
=
5.5 V
0.8 V
2.2 V
35 ns
55 ns
Min.
Max.
Unit
90
70
50
mA
mA
µA
Supply Current - Standby Mode
(CMOS level)
Supply Current - Standby Mode
(TTL level)
I
CC(SB)
V
CC
V
E
I
CC(SB)1
V
CC
V
E
K-Type
A-Type
V
OH
V
OL
I
IH
I
IL
I
OH
I
OL
V
CC
I
OH
V
CC
I
OL
V
CC
V
IH
V
CC
V
IL
V
CC
V
OH
V
CC
V
OL
V
CC
V
OH
V
CC
V
OL
= 5.5 V
= V
CC
- 0.2 V
= 5.5 V
= 2.2 V
10
20
= 4.5 V
= -4.0 mA
= 4.5 V
= 8.0 mA
= 5.5 V
= 5.5 V
= 5.5 V
= 0V
=
=
=
=
4.5 V
2.4 V
4.5 V
0.4 V
2.4
0.4
2
-2
-4
8
mA
mA
V
V
µA
µA
mA
mA
Output High Voltage
Output Low Voltage
Input High Leakage Current
Input Low Leakage Current
Output High Current
Output Low Current
Output Leakage Current
High at Three-State Outputs
Low at Three-State Outputs
I
OHZ
I
OLZ
= 5.5 V
= 5.5 V
= 5.5 V
= 0V
2
-2
µA
µA
November 01, 2001
3
U62H256A
Switching Characteristics
Read Cycle
Read Cycle Time
Address Access Time to Data Valid
Chip Enable Access Time to Data Valid
G LOW to Data Valid
E HIGH to Output in High-Z
G HIGH to Output in High-Z
E LOW to Output in Low-Z
G LOW to Output in Low-Z
Output Hold Time from Address Change
E LOW to Power-Up Time
E HIGH to Power-Down Time
Symbol
Alt.
t
RC
t
AA
t
ACE
t
OE
t
HZCE
t
HZOE
t
LZCE
t
LZOE
t
OH
t
PU
t
PD
IEC
t
cR
t
a(A)
t
a(E)
t
a(G)
t
dis(E)
t
dis(G)
t
en(E)
t
en(G)
t
v(A)
3
0
3
0
35
Min.
35
Max.
Min.
55
Unit
Max.
35
35
35
15
15
12
55
55
55
25
20
15
3
0
3
0
55
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Switching Characteristics
Write Cycle
Write Cycle Time
Write Pulse Width
Write Setup Time
Address Setup Time
Address Valid to End of Write
Chip Enable Setup Time
Pulse Width Chip Enable to End of Write
Data Setup Time
Data Hold Time
Address Hold from End of Write
W LOW to Output in High-Z
G HIGH to Output in High-Z
W HIGH to Output in Low-Z
G LOW to Output in Low-Z
Symbol
Alt.
t
WC
t
WP
t
WP
t
AS
t
AW
t
CW
t
CW
t
DS
t
DH
t
AH
t
HZWE
t
HZOE
t
LZWE
t
LZOE
IEC
t
cW
t
w(W)
t
su(W)
t
su(A)
t
su(A-WH)
Min.
35
Max.
Min.
55
Unit
Max.
35
20
20
0
25
25
25
15
0
0
15
12
0
0
55
35
35
0
40
40
40
25
0
0
20
15
0
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
su(E)
t
w(E)
t
su(D)
t
h(D)
t
h(A)
t
dis(W)
t
dis(G)
t
en(W)
t
en(G)
4
November 01, 2001
U62H256A
Data Retention Mode
E - controlled
V
CC
V
CC(DR)
≥
2 V
2.2 V
t
su(DR)
0V
Data Retention
t
rec
2.2 V
E
4.5 V
V
CC(DR)
- 0.2 V
≤
V
E(DR)
≤
V
CC(DR)
+ 0.3 V
Data Retention
Characteristics
Data Retention Supply Voltage
Data Retention Supply Current
Data Retention Setup Time
Operating Recovery Time
Symbol
Conditions
Alt.
IEC
V
CC(DR)
I
CC(DR)
t
CDR
t
R
t
su(DR)
t
rec
V
CC(DR)
= 3 V
V
E
= V
CC(DR)
- 0.2 V
See Data Retention
Waveforms (above)
0
t
cR
2
5.5
30
V
µA
ns
ns
Min.
Typ.
Max.
Unit
Test Configuration for Functional Check
5V
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
V
CC
V
IH
V
IL
Input level according to the
relevant test measurement
Simultaneous measure-
ment of all 8 output pins
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
481
V
O
30 pF
e
E
W
G
255
V
SS
e
In measurement of t
dis(E)
,t
dis(W)
, t
en(E)
, t
en(W)
, t
en(G)
the capacitance is 5 pF.
November 01, 2001
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

LRH-250A biochemical incubator circuit

Yinli brand YF-9902 steam spray electric iron circuit diagram

Simplified circuit diagram for charging current control

Gas smoke alarm 3

Broadband Difet Op Amp Circuit

Parallel fully automatic pulse charger

SPI1 __SR register cannot be read
Today I started SPI but the data registerHas anyone encountered this problem? Please help me solve it.why is that?SR status cannot be read d=SPI1-SR;[[i]This post was last edited by duzhiming on 2012-...
duzhiming stm32/stm8
Looking for a simple C program for a 430 board digital tube
I'm a beginner, please give me a simple one, thank you...
单片机zyx Microcontroller MCU
About the use of hardware timer
RT, I use the 6410+arm6 platform, and I have made a driver for the hardware timer timer0 in the driver layer. Now I want to use this timer driver in the application, but I find that the application an...
simon_eun Embedded System
STM32L476RG Nuleo Review 1
[i=s] This post was last edited by damiaa on 2015-10-21 11:30 [/i] [align=left] [size=4][b] STM32L476RG Nuleo Review [/b][/size][/align][align=left] I am very happy to have the opportunity to get in t...
damiaa stm32/stm8
The single-chip microcomputer has dual cores. What do netizens think?
[font=微软雅黑][size=4] The LPC54100 series is a new MCU from NXP. One of its attractive features is the dual-core design. Many netizens said they had never seen a dual-core MCU before. [/size][/font] [fo...
nmg MCU
QuartusII 9.0 crack all-purpose crack package.rar
[size=12px]QuartusII 9.0 crack all-in-one crack package.rar[/size]...
unbj FPGA/CPLD
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. XC6204B48AML
  2. DS91M124TMA-NOPB
  3. LC010AJ84
  4. BD095-38C-K0-0200-0070-0250-ND
  5. 5440B203P152YH-HK
  6. MC1206P-511-JT201Q
  7. TAZD156M010LSSD0024
  8. P-0402H2800AGW0
  9. AME8500AEEVAD46
  10. BZT52-C9V1S
  11. A2547WVB-21P
  12. TR0603F1470P

Popular Articles

  1. Isolation of SAR ADCs
  2. Zhuoshengwei's Xu Zhihan: Make good product planning instead of passively following European and American competitors
  3. Advantech Arm-based edge intelligent gateway creates a stable and efficient battery management system solution
  4. OPPO's mysterious new phone gets approval from the Ministry of Industry and Information Technology to come with a 6.5-inch screen
  5. 51 MCU-AD and DA synthesis file
  6. Using STM8L's hardware I2C (Part 2) Hardware I2C events and detection
  7. Some iPhone 13 photos have mosaics, Apple customer service responded: No customer feedback received
  8. Atomic layer deposition (ALD) equipment is penetrating all More Than Moore's Law applications
  9. Data shows that it actually takes half an hour to read the Apple user agreement
  10. 8. Dynamic digital tube

Technical ResourceMore

  1. Design and simulation of octave electronic piano based on Multisim
  2. 3D8S_Alpha_Light Cube Control Software
  3. Parmon (Parallel port monitoring program Parmon.rar contains source code)
  4. ASP.NET Programming Basics and Applications Electronic Lesson Plan
  5. Design of smart water card based on DS1991 and PIC microcontroller
  6. An Improved Algorithm for Reducing Peak-to-Average Ratio in OFDM Systems
  7. Design of Bluetooth temperature sensor
  8. Graduation Project Management Platform Based on SSH
  9. Frequency calculation method analysis and error analysis
  10. Test Signal Analysis and Processing Technology of Virtual Instrument

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 465  1918  12  2388  2090  10  39  1  49  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号