EEWORLDEEWORLDEEWORLD

Part Number

Search

L-26-90

Description
Passive Delay Line, 1-Func, 10-Tap, True Output, PSIP14, PLASTIC, SIP-14
Categorylogic    logic   
File Size56KB,1 Pages
ManufacturerSIXNET
Websitehttp://www.sixnet.com/index.cfm
Download Datasheet Parametric View All

L-26-90 Overview

Passive Delay Line, 1-Func, 10-Tap, True Output, PSIP14, PLASTIC, SIP-14

L-26-90 Parametric

Parameter NameAttribute value
MakerSIXNET
Parts packaging codeSIP
package instructionSIP,
Contacts14
Reach Compliance Codeunknown
Other featuresMEETS MIL-D-23859; IMPEDANCE TOL. 10%; INPUT RISE TIME 3NS; MAX RISE TIME & TEMP. COEFF. CAPTURED
JESD-30 codeR-PSIP-T14
Load capacitance (CL)11 pF
Logic integrated circuit typePASSIVE DELAY LINE
Number of functions1
Number of taps/steps10
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output impedance nominal value (Z0)75 Ω
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSIP
Package shapeRECTANGULAR
Package formIN-LINE
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height6.858 mm
surface mountNO
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationSINGLE
Total delay nominal (td)40 ns
Zigbee light intensity collection experiment
I haven't published anything for a long time. Tonight, I did an experiment on light intensity collection using the learning kit board of Hezong IoT. I specially uploaded it to share. Due to the light ...
wateras1 RF/Wirelessly
cpld IO
What is the maximum IO speed of a general CPLD? Please recommend a specific model...
maxcio FPGA/CPLD
void TI_CC_Wait(unsigned int cycles) Delay time
Hello everyoneWhat is the specific delay time of the following function?// Delay function. # of CPU cycles delayed is similar to "cycles". Specifically,// it's ((cycles-15) % 6) + 15. Not exact, but g...
cd0054115 Microcontroller MCU
Share: AD batch hide component labels
[i=s]This post was last edited by qwqwqw2088 on 2022-9-16 15:19[/i]AD batch hide component numberWhen we draw PCB, sometimes we don't want to see the component label parameters in actual work, which a...
qwqwqw2088 PCB Design
How to use Verilog HDL to implement a marquee program
:o :( :handshake :call: :)...
zd871010 FPGA/CPLD
Differential amplifier circuit
[:O]Differential amplifier circuitBasic concepts:     Figure 6.7 shows a linear amplifier, which has two input terminals, connected to signals vi1 and vi2 respectively ; the signal at the output termi...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2227  2370  856  2848  2238  45  48  18  58  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号