530HC1375M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HC1375M00DG

530HC1375M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HC1375M00DG Overview

CMOS/TTL Output Clock Oscillator, 1375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC1375M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1375 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High frequency signal output amplifier

Use 555 to form a DC step-down conversion circuit diagram

Nickel cadmium battery charging circuit

FT-TR optical signal detection circuit

Piezoelectric accelerometer circuit for impact detection

Computer motherboard circuit diagram 430TX_05

Which version of Altium Designer can be installed on Windows 7?: I have a small problem. Can I open the circuit diagram normally after installing Altium Designer 6.9 and Altium Designer 09? Which version can be used normally in Windows 7 64-bit system, and how to s...; 爱心 PCB Design

About cross-compilation issues: Quagga 0.99.14 open source routing software is compiled successfully on centos, but the following error occurs when compiling for microblaze chip petalinux system. The makefile file (as shown below) h...; 20041302149 Embedded System

Embedded software development job openings: Headhunting position [Guangzhou] Job responsibilities: 1. Independently complete MCU platform software development, participate in demand analysis and solution design; 2. Responsible for writing and c...; ff318421749 Recruitment

What's the matter with the missing options in the project menu bar in CCS software? ? With pictures... Please give me some advice~~: As the title,...; 799328197 Microcontroller MCU

MSP430 Learning Notes 1: About Clock: [p=24, null, left][color=rgb(0, 0, 0)][font=Verdana, Geneva, Arial, Helvetica, sans-serif][size=13.3333px]MSP430 can choose to use up to three oscillators depending on the model. We can choose the app...; Aguilera Microcontroller MCU

Modelsim simulation: [size=2][backcolor=#ffedc4] Can you please help me to consult modelsim simulation when ST_1WAIT=> if counter_wait>X"00000022" then next_state .... .... countpro:process(RSTN,HCLK) begin if RSTN = '0' ...; lingshibo FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components