EEWORLDEEWORLDEEWORLD

Part Number

Search

EDI88128CS20CM

Description
Standard SRAM, 128KX8, 20ns, CMOS, CDIP32, DIP-32
Categorystorage    storage   
File Size828KB,10 Pages
ManufacturerMercury Systems Inc
Download Datasheet Parametric View All

EDI88128CS20CM Overview

Standard SRAM, 128KX8, 20ns, CMOS, CDIP32, DIP-32

EDI88128CS20CM Parametric

Parameter NameAttribute value
MakerMercury Systems Inc
package instructionDIP,
Reach Compliance Codeunknown
Maximum access time20 ns
JESD-30 codeR-CDIP-T32
length40.64 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Filter levelMIL-PRF-38535
Maximum seat height3.937 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
128Kx8 Monolithic SRAM
SMD 5962-89598
W3J1G64K-XPBX
FEATURES

Access Times of 15*, 17, 20, 25, 35, 45, 55ns

CS# and OE# Functions for Bus Control

2V Data Retention (EDI88128LPS)

TTL Compatible Inputs and Outputs

Fully Static, No Clocks

Organized as 128Kx8

Commercial, Industrial and Military Temperature Ranges

Thru-hole and Surface Mount Packages JEDEC Pinout
• 32 pin Ceramic DIP, 400 mil (Package 102)
• 32 pin Ceramic DIP, 600 mil (Package 9)
• 32 lead Ceramic ZIP (Package 100)
• 32 lead Ceramic SOJ (Package 140)
• 32 pad Ceramic LCC (Package 141)
• 32 lead Ceramic Flatpack (Package 142)

Single +5V (±10%) Supply OperationThe EDI88128CS is
a high speed, high performance, 128Kx8 megabit density
Monolithic CMOS Static RAM.
The device has eight bi-directional input-output lines to provide
simultaneous access to all bits in a word. An automatic power down
feature permits the on-chip circuitry to enter a very low standby
mode and be brought back into operation at a speed equal to the
address access time.
A Low Power version with 2V Data Retention (EDI88128LPS) is
also available for battery back-up opperation. Military product is
available compliant to MIL-PRF-38535.
* 15ns access time is advanced information, contact factory for availability.
This product is subject to change without notice.
FIGURE 1 – PIN CONFIGURATION
32 DIP
32 SOJ
32 LCC
32 FLATPACK
TOP VIEW
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32 V
CC
31 A15
30 NC
29 WE#
28 A13
27 A8
26 A9
25 A11
24 OE#
23 A10
22 CS#
21 I/O7
20 I/O6
19 I/O5
18 I/O4
17 I/O3
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
V
SS
PIN DESCRIPTION
32 ZIP
TOP VIEW
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
2 V
CC
4
A15
6
NC
8
WE#
10 A13
12 A8
14 A9
16 A11
18 OE#
20 A10
22 CS#
24 I/O7
26 I/O6
28 I/O5
30 I/O4
32 I/O3
A
0-16
I/O0-7
A0-16
WE#
CS#
OE#
VCC
VSS
NC
Data Inputs/Outputs
Address Inputs
Write Enable
Chip Select
Output Enable
Power (+5V ±10%)
Ground
Not Connected
BLOCK DIAGRAM
Memory Array
Address
Buffer
Address
Decoder
I/O
Circuits
I/O
0-7
WE#
CS#
OE#
Mercury Corp. - Memory and Storage Solutions • (602) 437-1520 • www.mrcy.com
1
4249.14E-0816-ss-EDI88128CS
What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?
What are the advantages and disadvantages of BMS controlling the positive end of the battery and controlling the negative end?...
QWE4562009 Discrete Device
FPGA embedded system design.part1.rar
FPGA embedded system design.part1.rar...
zxopenljx FPGA/CPLD
LCD electronic clock controlled by host computer (VB, C language program provided)
LCD electronic clock controlled by host computer (VB, C language program provided)...
jxhjjm MCU
DSP Basics
Digital Signal Processing As a case study, let's consider one of the most common functions in the digital world: filtering. Simply put, filtering is the processing of a signal to improve its character...
aihao DSP and ARM Processors
Come on Shenzhen
Today is the third day that Shenzhen has pressed the pause button and insists on working from home....
Fred_1977 Talking
Why do technical guys always fail to gain favor from women?
Many technical men around me are 26 or 27 years old and still don't have a suitable partner. They look very honest, not philandering, and not good at sweet talk. They should be the object of pursuit b...
wateras1 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2475  1976  268  2717  377  50  40  6  55  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号