EEWORLDEEWORLDEEWORLD

Part Number

Search

MHO+46FDG-FREQ1

Description
CMOS/TTL Output Clock Oscillator, 732MHz Min, 2.999MHz Max
CategoryPassive components    oscillator   
File Size59KB,1 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Download Datasheet Parametric View All

MHO+46FDG-FREQ1 Overview

CMOS/TTL Output Clock Oscillator, 732MHz Min, 2.999MHz Max

MHO+46FDG-FREQ1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMtronPTI
Reach Compliance Codeunknown
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
Manufacturer's serial numberMHO
Installation featuresSURFACE MOUNT
Maximum operating frequency2.999 MHz
Minimum operating frequency732 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Oscillator typeCMOS/TTL
Output load5 TTL, 50 pF
physical size20.8mm x 13.2mm x 5.1mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry45/55 %
MHO+ Series
14 DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillators
Available Symmetry
* Contact factory for availability.
See page 146 for gull wing
configuration.
X
O
Pin Connections
1. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
2. TTL load - See load circuit diagram #1 on page 148. HCMOS load - See load circuit diagram #2 on page 148.
3. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.
119
IC headhunter (Beijing)firmware system engineer
jonathan@chinaeejob.com1. Firmware ucode development experience using ARM9 and/or MIPS microprocessors in assembly, C and C++. 2. Must have hands-on experience with design and implementation of video/...
zouxianzhao Embedded System
The GS voltage is 0, why is there still voltage output?
[backcolor=white]IRF9640 PMOS output. [/backcolor] [backcolor=white] When the GS voltage is less than -4V, it is turned on and the current flows from S to D. When GS is 0, the PMOS should be turned of...
stm32f103vct6 Analog electronics
Development of IC bus and IC configuration and simulation
This article mainly introduces the development of IC bus and IC configuration and simulation to simplify the communication between the master and slave devices on the bus. The application examples pro...
tiankai001 MCU
How do you perform system requirement analysis in SOPC?
We know that before designing a SOPC system, we must determine the system requirements, such as the computing power required by the application system, the required bandwidth and throughput, the requi...
shilaike FPGA/CPLD
Principle and Analysis of PFC
Principle and Analysis of PFC...
tonytong Power technology
reg[15:0]data_mem [3200-1:0] insufficient table read resources
[align=left]If the webpage is not clear, you can read my documents. [/align] [align=left]Engineers from Altera's official website: [/font][/align][align=left] [font="]Hello, when I was using [/font]FP...
maifeilaoshi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1537  201  1476  212  1398  31  5  30  29  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号