59132-S42-16-037R datasheet, PDF

59132-S42-16-037R: DescriptionBoard Connector, 32 Contact(s), 2 Row(s), Male, Straight, Solder Terminal; CategoryThe connector The connector; File Size154KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

59132-S42-16-037R Overview

Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15)
Contact completed and terminated	GOLD (15)
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	59132
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SOLDER
Total number of contacts	32
UL Flammability Code	94V-0

PDM: Rev:J

STATUS:

Released

Printed: Dec 21, 2010

【English-Chinese】Switch Node Ringing Control for Synchronous Buck Converters: I continue to share with you a great article from TI, written by Ryan Manack, an applications engineer at Texas Instruments. In a synchronous buck converter, high-speed switching field-effect transist...; 德州仪器 Analogue and Mixed Signal

Who has the driver for SANSUNG FLASH K9K8G08 under 2440?: Does anyone have the driver for SANSUNG FLASH K9K8G08 under 2440? When I run to nk, it reports an exception for filesys.exe. I guess it's a driver problem?...; royalyuan Embedded System

How to call a module: [i]There are two modules, A and B. I want to call module A 8 times, then call module B 8 times, and then start from A again. How should I call them? [/i] [i]I am studying Verilog[/i]...; ruiquan765 FPGA/CPLD

Problems with FPGA Controlling DA: I was recently working on software radio, and I found a question when watching a demo of an M sequence generator. The demo was written like this: assign DAC_DB = {M_S,{13{~M_S}}}; where DAC_DB is a 14...; astwyg FPGA/CPLD

Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?: Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...; zw357234798 FPGA/CPLD

Design of Ethernet Controller Based on FPGA: I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...; 楚楚动人 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components