3GT2GMB337MSB35060 datasheet, PDF

3GT2GMB337MSB35060: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 330uF, Chassis Mount, RADIAL LEADED; CategoryPassive components capacitor; File Size107KB，2 Pages; ManufacturerSAMWHA; Websitehttp://www.samwha.com/; Environmental Compliance

Download Datasheet Parametric View All

3GT2GMB337MSB35060 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 330uF, Chassis Mount, RADIAL LEADED

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMWHA
package instruction	RADIAL LEADED
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	330 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
JESD-609 code	e3
leakage current	1.089954 mA
Manufacturer's serial number	GT
Installation features	CHASSIS MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package shape	CYLINDRICAL PACKAGE
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	400 V
ripple current	1400 mA
surface mount	NO
Delta tangent	0.25
Terminal surface	Tin (Sn)
Terminal shape	BINDING POST

【Video】Altera SoC Live Demo -- PCIe on Linux from Embest: [media=swf,500,375]http://player.youku.com/player.php/sid/XNjA1NzQ2MTg0/v.swf[/media]...; chenzhufly FPGA/CPLD

Is there a better protection circuit?: Does anyone know if there is a better protection circuit for the reverse voltage of the load transformer in the AC circuit controlled by SCR? Let's discuss it together, hehe...; buyi Power technology

Learn FPGA from Teacher Xia (11) Verilog module writing and verification: [flash]http://www.tudou.com/v/uOpgFHDO3B0/v.swf[/flash]...; soso FPGA/CPLD

Altera Reference Design - 10Gbps Ethernet Loopback Reference Design: The Altera Stratix IIGX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design described in AN516:10-Gbps E...; xiaoxin1 FPGA/CPLD

dsp related AD sampling: How to turn off the interrupt of AD sampling in dsp?...; lsy5680988 DSP and ARM Processors

Challenges in Nanoelectrical Measurements: Before researchers can attempt to make sensitive measurements, they must also understand some of the challenges of nanoelectrical measurements. These challenges include:Basic principles of measurement...; Jack_ma Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components