EEWORLDEEWORLDEEWORLD

Part Number

Search

ALD1726ESA

Description
OP-AMP, 100 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDSO8
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size49KB,10 Pages
ManufacturerALD [Advanced Linear Devices]
Download Datasheet Parametric Compare View All

ALD1726ESA Overview

OP-AMP, 100 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDSO8

ALD1726ESA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
Contacts8
Reach Compliance Codeunknow
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
Maximum average bias current (IIB)0.00001 µA
Nominal Common Mode Rejection Ratio83 dB
Maximum input offset voltage100 µV
JESD-30 codeR-PDSO-G8
Humidity sensitivity level1
Nominal Negative Supply Voltage (Vsup)-2.5 V
Number of functions1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Nominal slew rate0.17 V/us
Supply voltage upper limit13.2 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Nominal Uniform Gain Bandwidth400 kHz
Base Number Matches1
A
DVANCED
L
INEAR
D
EVICES,
I
NC.
ALD1726E/ALD1726
EPAD™ ULTRA MICROPOWER OPERATIONAL AMPLIFIER
KEY FEATURES
EPAD ( Electrically Programmable Analog Device)
User programmable V
OS
trimmer
Computer-assisted trimming
Rail-to-rail input/output
Compatible with standard EPAD Programmer
High precision through in-system circuit precision trimming
Reduces or eliminates V
OS
, PSRR, CMRR and TCV
OS
errors
System level “calibration” capability
Application-Specific Programming mode
In-System Programming mode
Electrically programmable to compensate for
external component tolerances
Achieves 0.01pA input bias current and 50
µ
V
input offset voltage simultaneously
Compatible with industry standard pinout
BENEFITS
• Eliminates manual and elaborate
system trimming procedures
• Remote controlled automated trimming
• In-System Programming capability
• No external components
• No internal chopper clocking noise
• No chopper dynamic power dissipation
• Simple and cost effective
• Small package size
• Extremely small total functional
volume size
• Low system implementation cost
• Micropower and Low Voltage
GENERAL DESCRIPTION
The ALD1726E/ALD1726 is a monolithic rail-to-rail ultra-micropower
precision CMOS operational amplifier with integrated user programmable
EPAD (Electrically Programmable Analog Device) based offset voltage
adjustment. The ALD1726E/ALD1726 is a direct replacement of the
ALD1706 operational amplifier, with the added feature of user-program-
mable offset voltage trimming resulting in significantly enhanced total
system performance and user flexibility. EPAD technology is an exclusive
ALD design which has been refined for analog applications where preci-
sion voltage trimming is necessary to achieve a desired performance. It
utilizes CMOS FETs as in-circuit elements for trimming of offset voltage
bias characteristics with the aid of a personal computer under software
control. Once programmed, the set parameters are stored indefinitely
within the device even after power-down. EPAD offers the circuit designer
a convenient and cost-effective trimming solution for achieving the very
highest amplifier/system performance.
The ALD1726E/ALD1726 operational amplifier features rail-to-rail input
and output voltage ranges, tolerance to over-voltage input spikes of
300mV beyond supply rails, extremely low input currents of 0.01pA typical,
high open loop voltage gain, useful bandwidth of 200KHz, slew rate of 0.17
V/µs, and low typical supply current of 25µA.
APPLICATIONS
Sensor interface circuits
Transducer biasing circuits
Capacitive and charge integration circuits
Biochemical probe interface
Signal conditioning
Portable instruments
High source impedance electrode
amplifiers
Precision Sample and Hold amplifiers
Precision current to voltage converter
Error correction circuits
Sensor compensation circuits
Precision gain amplifiers
Periodic In-system calibration
System output level shifter
PIN CONFIGURATION
VE1
1
2
3
4
TOP VIEW
DA, PA, SA PACKAGE
2
8
7
6
5
VE2
V+
OUT
N/C
ORDERING INFORMATION
Operating Temperature Range
-55°C to +125°C
8-Pin
CERDIP
Package
ALD1726E DA
ALD1726 DA
0°C to +70°C
8-Pin
Small Outline
Package (SOIC)
ALD1726E SA
ALD1726 SA
0°C to +70°C
8-Pin
Plastic Dip
Package
ALD1726E PA
ALD1726 PA
-IN
+IN
V-
* Contact factory for industrial temperature range
© 1998 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com

ALD1726ESA Related Products

ALD1726ESA ALD1726DA ALD1726EDA ALD1726 ALD1726E ALD1726EPA ALD1726PA ALD1726SA
Description OP-AMP, 100 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDSO8 OP-AMP, 150 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, CDIP8 OP-AMP, 100 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, CDIP8 OP-AMP, 150 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, CDIP8 OP-AMP, 150 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, CDIP8 OP-AMP, 100 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDIP8 OP-AMP, 150 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDIP8 OP-AMP, 150 uV OFFSET-MAX, 0.4 MHz BAND WIDTH, PDSO8
Is it Rohs certified? incompatible incompatible incompatible - - incompatible incompatible incompatible
Parts packaging code SOIC DIP DIP - - DIP DIP SOIC
Contacts 8 8 8 - - 8 8 8
Reach Compliance Code unknow unknow unknow - - unknow unknow unknow
ECCN code EAR99 EAR99 EAR99 - - EAR99 EAR99 EAR99
Amplifier type OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER - - OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Maximum average bias current (IIB) 0.00001 µA 0.002 µA 0.002 µA - - 0.00001 µA 0.00001 µA 0.00001 µA
Nominal Common Mode Rejection Ratio 83 dB 83 dB 83 dB - - 83 dB 83 dB 83 dB
Maximum input offset voltage 100 µV 150 µV 100 µV - - 100 µV 150 µV 150 µV
JESD-30 code R-PDSO-G8 R-GDIP-T8 R-GDIP-T8 - - R-PDIP-T8 R-PDIP-T8 R-PDSO-G8
Humidity sensitivity level 1 1 1 - - 1 1 1
Nominal Negative Supply Voltage (Vsup) -2.5 V -2.5 V -2.5 V - - -2.5 V -2.5 V -2.5 V
Number of functions 1 1 1 - - 1 1 1
Number of terminals 8 8 8 - - 8 8 8
Maximum operating temperature 70 °C 125 °C 125 °C - - 70 °C 70 °C 70 °C
Package body material PLASTIC/EPOXY CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED - - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR - - RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE IN-LINE - - IN-LINE IN-LINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 225 225 225 - - 225 225 225
Certification status Not Qualified Not Qualified Not Qualified - - Not Qualified Not Qualified Not Qualified
Nominal slew rate 0.17 V/us 0.17 V/us 0.17 V/us - - 0.17 V/us 0.17 V/us 0.17 V/us
Supply voltage upper limit 13.2 V 13.2 V 13.2 V - - 13.2 V 13.2 V 13.2 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V - - 2.5 V 2.5 V 2.5 V
surface mount YES NO NO - - NO NO YES
technology CMOS CMOS CMOS - - CMOS CMOS CMOS
Temperature level COMMERCIAL MILITARY MILITARY - - COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING THROUGH-HOLE THROUGH-HOLE - - THROUGH-HOLE THROUGH-HOLE GULL WING
Terminal location DUAL DUAL DUAL - - DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Nominal Uniform Gain Bandwidth 400 kHz 400 kHz 400 kHz - - 400 kHz 400 kHz 400 kHz
Base Number Matches 1 1 1 - - 1 1 1
PADS drawing board
PADS drawing board, what are the advantages of flat area compared to copper plating or copper pouring? What are the special requirements for making a flat area when copper plating or copper pouring ca...
QWE4562009 Integrated technical exchanges
Anyone who has a little knowledge of technology will know that the "Prism Project" is nothing!
Alarmist words like "monitoring" and "**" only make people in democratic countries angry. The Japanese are too stupid. They have so many strict systems to restrict themselves. Now they are stupid, rig...
qwqwqw2088 Talking
Design paper of digital control DC power supply
Sincerely seeking help 1. General introduction to this topic Design a constant voltage (constant current) power supply that can be used for experiments or equipment. Complete the work of scheme select...
sd19891013 Power technology
Please help me find the problem of DM9000a on 2440
I use a s3c2440, wince5.0 board, which is copied from a demo board. I added a cpld, but the network port does not use it. Before, when adjusting other peripherals, the network port was not connected (...
zhangjmxx Embedded System
How to modify the w, l, and m parameters of a NOT gate at the symbol level?
I am using Cadence's Composer schematic to create a library of standard cells such as INV, NAND, NOR, etc. The goal is that everyone can directly call the symbol and then modify the w, l, m parameters...
entertest FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1404  2487  1046  1838  2252  29  51  22  37  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号