EEWORLDEEWORLDEEWORLD

Part Number

Search

87801-8062

Description
Board Connector, 62 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size254KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

87801-8062 Overview

Board Connector, 62 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal

87801-8062 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number87801
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts62
UL Flammability Code94V-0
PDM: Rev:AH
STATUS:
Released
Printed: Apr 20, 2011
.
Sincerely ask for advice: How to use NDK1.94 to implement network development in CCS3.3
I want to implement GMII communication with PC on C6455. The version of CCS is 3.3. I have downloaded and installed NDK1.94 and the support package of C6455. However, I am not familiar with DSP/BIOS, ...
飞天猪run DSP and ARM Processors
How to solve the problem of EZ430-F2013 emulator not connecting online
I bought two EZ430 emulators (I had no choice but to use 2013 to make the product and already made the PCB), and both of them had the same problem as the one in the title. How can I solve it? Please g...
sigon Microcontroller MCU
Continue to ask, this is the last question of this program
It's the same old problem again. It always says that I lost the ";", but the problem is that I really didn't lose it! Can anyone who is proficient in this kind of problem give me some advice? Thank yo...
yepengju Embedded System
100 Examples of VHDL Language
Very good information. VHDL language 100 examples. Example 1: Adder with control port. Example 2: Adder without control port. Example 3: Multiplier. Example 4: Comparator. Example 5: Two-way selector....
马子007 FPGA/CPLD
2440 dot 1024X600 LVDS screen, VCLK setting problem?
1024X600X60=36.8MHZ. That is to say, under normal circumstances, setting VCLK to 36.8MHZ will result in normal display. Since HCLK is 100MHZ, VCLK=HCLK/(clkval+1)/2, it can only be set to 50, 25 or sm...
zhulide Embedded System
Let's travel around the world together
[font=黑体][size=6][b]Let's travel around the world together[/b][/size][/font] I have always had a crush on a girl whose signature is: My biggest dream is to travel around the world with my dog. One day...
Crazy_HUA Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 565  2605  151  2563  1020  12  53  4  52  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号