Intel
®
Celeron
®
Processor on
0.13 Micron Process in the
478-Pin Package
Datasheet
I
I
I
I
I
I
I
Available at 2 GHz, 2.10 GHz, 2.20 GHz,
2.30 GHz, 2.40 GHz, 2.50 MHz, and
2.60 MHz
Binary compatible with applications
running on previous members of the Intel
microprocessor line
System bus frequency at 400 MHz
Rapid Execution Engine: Arithmetic Logic
Units (ALUs) run at twice the processor
core frequency
Hyper Pipelined Technology
Advanced Dynamic Execution
— Very deep out-of-order execution
— Enhanced branch prediction
8-KB Level 1 data cache
I
I
I
I
I
Level 1 Execution Trace Cache stores 12K
micro-ops and removes decoder latency
from main execution loops
128-KB Advanced Transfer Cache (on-die,
full speed Level 2 (L2) cache) with Error
Correction Code (ECC)
144 Streaming SIMD Extensions 2 (SSE2)
Instructions
Power Management capabilities
— System Management mode
— Multiple low-power states
Optimized for 32-bit applications running
on advanced 32-bit operating systems
The Intel
®
Celeron
®
processor on 0.13 micron process in the 478-pin package expands Intel’s
processor family into the value-priced PC market segment. Celeron processors provide the value
customer the capability to get onto the Internet affordably, and utilize educational programs,
home-office software and productivity applications. All of the Celeron processors include an
integrated L2 cache, and are built on Intel's advanced CMOS process technology. The Celeron
processor is backed by over 30 years of Intel experience in manufacturing high-quality, reliable
microprocessors.
June 2003
Document Number: 251748-004
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS
ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER
INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Intel
®
Celeron
®
processor may contain design defects or errors known as errata which may cause the product to deviate from published
specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Intel, Celeron, Pentium, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and
other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2002–2003, Intel Corporation
2
Datasheet
Contents
1.0
Introduction
.................................................................................................................. 9
1.1
1.2
Terminology........................................................................................................... 9
1.1.1 Processor Packaging Terminology.........................................................10
References ..........................................................................................................11
System Bus and GTLREF ...................................................................................13
Power and Ground Pins ......................................................................................13
Decoupling Guidelines ........................................................................................13
2.3.1 VCC Decoupling .....................................................................................14
2.3.2 System Bus AGTL+ Decoupling.............................................................14
2.3.3 System Bus Clock (BCLK[1:0]) and Processor Clocking .......................14
Voltage Identification ...........................................................................................15
2.4.1 Phase Lock Loop (PLL) Power and Filter...............................................16
Reserved, Unused Pins, and TESTHI[12:0]........................................................18
System Bus Signal Groups .................................................................................19
Asynchronous GTL+ Signals...............................................................................20
Test Access Port (TAP) Connection....................................................................20
System Bus Frequency Select Signals (BSEL[1:0])............................................20
Maximum Ratings................................................................................................21
Processor DC Specifications...............................................................................21
2.11.1 Flexible Motherboard Guidelines (FMB).................................................22
AGTL+ System Bus Specifications .....................................................................28
System Bus AC Specifications ............................................................................29
Processor AC Timing Waveforms .......................................................................32
System Bus Clock (BCLK) Signal Quality Specifications ....................................41
System Bus Signal Quality Specifications and Measurement Guidelines...........42
System Bus Signal Quality Specifications and Measurement Guidelines...........45
3.3.1 Overshoot/Undershoot Guidelines .........................................................45
3.3.2 Overshoot/Undershoot Magnitude .........................................................45
3.3.3 Overshoot/Undershoot Pulse Duration...................................................45
3.3.4 Activity Factor .........................................................................................46
3.3.5 Reading Overshoot/Undershoot Specification Tables............................46
3.3.6 Conformance Determination to Overshoot/Undershoot
Specifications .........................................................................................47
Package Load Specifications ..............................................................................54
Processor Insertion Specifications ......................................................................55
Processor Mass Specifications ...........................................................................55
Processor Materials.............................................................................................55
Processor Markings.............................................................................................55
Processor Pin Assignments ................................................................................59
2.0
Electrical Specifications
........................................................................................13
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.9
2.10
2.11
2.12
2.13
2.14
3.0
System Bus Signal Quality Specifications
....................................................41
3.1
3.2
3.3
4.0
Package Mechanical Specifications
.................................................................51
4.1
4.2
4.3
4.4
4.5
5.0
Pin Listing and Signal Definitions
.....................................................................59
5.1
Datasheet
3
5.2
Alphabetical Signals Reference .......................................................................... 72
Processor Thermal Specifications....................................................................... 82
6.1.1 Thermal Specifications ........................................................................... 82
6.1.2 Thermal Metrology ................................................................................. 83
6.1.2.1 Processor Case Temperature Measurement ............................ 83
Power-On Configuration Options ........................................................................ 85
Clock Control and Low Power States.................................................................. 85
7.2.1 Normal State—State 1 ........................................................................... 85
7.2.2 AutoHALT Powerdown State—State 2 .................................................. 86
7.2.3 Stop-Grant State—State 3 ..................................................................... 87
7.2.4 HALT/Grant Snoop State—State 4 ........................................................ 87
7.2.5 Sleep State—State 5.............................................................................. 88
Thermal Monitor .................................................................................................. 88
7.3.1 Thermal Diode........................................................................................ 90
Introduction ......................................................................................................... 91
Mechanical Specifications................................................................................... 92
8.2.1 Boxed Processor Cooling Solution Dimensions ..................................... 92
8.2.2 Boxed Processor Fan Heatsink Weight.................................................. 93
8.2.3 Boxed Processor Retention Mechanism and Heatsink Assembly.......... 93
Electrical Requirements ...................................................................................... 94
8.3.1 Fan Heatsink Power Supply ................................................................... 94
Thermal Specifications........................................................................................ 96
8.4.1 Boxed Processor Cooling Requirements ............................................... 96
8.4.2 Variable Speed Fan ............................................................................... 97
Logic Analyzer Interface (LAI)............................................................................. 99
9.1.1 Mechanical Considerations .................................................................... 99
9.1.2 Electrical Considerations........................................................................ 99
6.0
Thermal Specifications and Design Considerations
................................. 81
6.1
7.0
Features
....................................................................................................................... 85
7.1
7.2
7.3
8.0
Boxed Processor Specifications
....................................................................... 91
8.1
8.2
8.3
8.4
9.0
Debug Tools Specifications
................................................................................. 99
9.1
4
Datasheet
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
VCCVID Pin Voltage and Current Requirements ................................................15
Typical VCCIOPLL, VCCA and VSSA Power Distribution ..................................17
Phase Lock Loop (PLL) Filter Requirements ......................................................17
VCC Static and Transient Tolerance...................................................................24
ITPCLKOUT[1:0] Output Buffer Diagram ............................................................27
AC Test Circuit ....................................................................................................32
TCK Clock Waveform..........................................................................................33
Differential Clock Waveform................................................................................33
Differential Clock Crosspoint Specification..........................................................34
System Bus Common Clock Valid Delay Timings...............................................34
System Bus Reset and Configuration Timings....................................................35
Source Synchronous 2X (Address) Timings .......................................................35
Source Synchronous 4X Timings ........................................................................36
Power Up Sequence ...........................................................................................37
Power Down Sequence.......................................................................................37
Test Reset Timings .............................................................................................38
THERMTRIP# Power Down Sequence...............................................................38
ITPCLKOUT Valid Delay Timing .........................................................................38
FERR#/PBE# Valid Delay Timing .......................................................................39
TAP Valid Delay Timing ......................................................................................39
BCLK Signal Integrity Waveform.........................................................................41
Low-to-High System Bus Receiver Ringback Tolerance.....................................43
High-to-Low System Bus Receiver Ringback Tolerance.....................................43
Low-to-High System Bus Receiver Ringback Tolerance for PWRGOOD
and TAP Buffers ..................................................................................................44
High-to-Low System Bus Receiver Ringback Tolerance for PWRGOOD
and TAP Buffers ..................................................................................................44
Maximum Acceptable Overshoot/Undershoot Waveform ...................................49
Exploded View of Processor Components on a System Board ..........................51
Processor Package .............................................................................................52
Processor Cross-Section and Keep-In ................................................................53
Processor Pin Detail............................................................................................53
IHS Flatness Specification ..................................................................................54
Processor Markings.............................................................................................55
Processor Pinout Coordinates (Top View, Left Side) ..........................................56
Processor Pinout Coordinates (Top View, Right Side)........................................57
Example Thermal Solution (Not to Scale) ...........................................................81
Guideline Locations for Case Temperature (TC) Thermocouple Placement ......83
Stop Clock State Machine ...................................................................................86
Mechanical Representation of the Boxed Processor ..........................................91
Side View Space Requirements for the Boxed Processor ..................................92
Top View Space Requirements for the Boxed Processor ...................................93
Boxed Processor Fan Heatsink Power Cable Connector Description.................94
MotherBoard Power Header Placement Relative to Processor Socket ..............95
Boxed Processor Fan Heatsink Airspace Keep-Out Requirements
(Side 1 View) .......................................................................................................96
Boxed Processor Fan Heatsink Airspace Keep-Out Requirements
(Side 2 View) .......................................................................................................97
Boxed Processor Fan Heatsink Set Points .........................................................97
Datasheet
5
Analog electronics
京公网安备 11010802033920号
EEWORLD
