531BB782M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BB782M000DG

531BB782M000DG: DescriptionLVDS Output Clock Oscillator, 782MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB782M000DG Overview

LVDS Output Clock Oscillator, 782MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB782M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	782 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High battery life LED circuit based on GEC8310

One of the regulated power supply overload indication circuits

Condensation sensor phase detection method conversion circuit

Simple thyristor temperature automatic control circuit diagram

16-select-1 video switching circuit schematic diagram

875p computer motherboard circuit diagram_061

Learn from the experts: I want to learn microcontrollers. What knowledge do I need? How can I get started and become an expert?...; qingqing MCU

[Wireless serial port module quick selection guide] Communication frequency, chip, communication distance, power sensitivity, current air rate: IntroductionWireless module: a software and hardware module that transmits data via radio signals; Serial port module: a software and hardware module that uses the serial port communication protocol t...; 成都亿佰特 RF/Wirelessly

How to call Polish language in Keil C51?: Help:The customer needs to display Polish on the LCD screen. The LCD screen comes with a Polish font library. It is a large paragraph of prompt text and cannot be made into a picture. Using Keil C51, ...; simoneil 51mcu

PCIE communication problem between TMS320C6678 and PC: 1. When the TMS320C6678 development board is powered on and the PCIe initialization program is run, it is found that when the clock is locked (wait pll lock), it keeps waiting in a loop and cannot jum...; shiyu DSP and ARM Processors

VS-RK3288 Debugging Notes --- How to distinguish two identical USB UVC Cameras: VS-[b][color=#ff0000]RK3288[/color][/b]Debugging Notes --- How to distinguish two identical USB UVC Cameras Problem: When the system is connected to two identical UVC Cameras, due to the same resoluti...; videostrong Integrated technical exchanges

AD7793 High Precision Temperature Measurement System - Progress Post: The whole project was not completed on time, PCB and hardware circuit were completed.Circuit diagram package...; tagetage ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components