PZ5064N10A84 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> PZ5064N10A84

PZ5064N10A84: DescriptionEE PLD, 12.5ns, PQCC84; CategoryProgrammable logic devices Programmable logic; File Size530KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

PZ5064N10A84 Overview

EE PLD, 12.5ns, PQCC84

PZ5064N10A84 Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	QCCJ,
Reach Compliance Code	unknown
Other features	64 MACROCELL; IN-SYSTEM PROGRAMMABLE
maximum clock frequency	77 MHz
JESD-30 code	S-PQCC-J84
length	29.3116 mm
Dedicated input times	2
Number of I/O lines	64
Number of terminals	84
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2 DEDICATED INPUTS, 64 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Programmable logic type	EE PLD
propagation delay	12.5 ns
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
width	29.3116 mm

PZ5064N10A84 Preview

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

PZ5064N10A84 Related Products

	PZ5064N10A84	PZ5064C10A84	PZ5064N12A84	PZ5064C7A84
Description	EE PLD, 12.5ns, PQCC84	EE PLD, 12.5ns, PQCC84	EE PLD, 14.5ns, PQCC84	EE PLD, 9.5ns, PQCC84
Maker	NXP	NXP	NXP	NXP
package instruction	QCCJ,	QCCJ,	QCCJ,	QCCJ,
Reach Compliance Code	unknown	unknown	unknown	unknown
Other features	64 MACROCELL; IN-SYSTEM PROGRAMMABLE	64 MACROCELL; IN-SYSTEM PROGRAMMABLE	64 MACROCELL; IN-SYSTEM PROGRAMMABLE	64 MACROCELL; IN-SYSTEM PROGRAMMABLE
maximum clock frequency	77 MHz	77 MHz	67 MHz	105 MHz
JESD-30 code	S-PQCC-J84	S-PQCC-J84	S-PQCC-J84	S-PQCC-J84
length	29.3116 mm	29.3116 mm	29.3116 mm	29.3116 mm
Dedicated input times	2	2	2	2
Number of I/O lines	64	64	64	64
Number of terminals	84	84	84	84
Maximum operating temperature	85 °C	70 °C	85 °C	70 °C
organize	2 DEDICATED INPUTS, 64 I/O	2 DEDICATED INPUTS, 64 I/O	2 DEDICATED INPUTS, 64 I/O	2 DEDICATED INPUTS, 64 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ	QCCJ	QCCJ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Programmable logic type	EE PLD	EE PLD	EE PLD	EE PLD
propagation delay	12.5 ns	12.5 ns	14.5 ns	9.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	4.57 mm	4.57 mm	4.57 mm
Maximum supply voltage	5.5 V	5.25 V	5.5 V	5.25 V
Minimum supply voltage	4.5 V	4.75 V	4.5 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL
Terminal form	J BEND	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
width	29.3116 mm	29.3116 mm	29.3116 mm	29.3116 mm

Recommended Resources

Three-way power supply mutually backup and automatic switching circuit

Simple ±9V power supply circuit

Reverse music running light circuit

Electronic mattress temperature controller circuit

Rapid alarm flammable gas leak alarm

Computer motherboard circuit diagram 815 1_24

6410 Camera Interlace: Hey guys, has anyone solved the problem of 6410 Camera interlace input? I can only display half of the content now, how can I display the whole content?...; born Embedded System

Urgently looking for the download address of TinyOS2.X software!: If anyone knows where to download TinyOS2.X, please tell me. I will be very grateful!...; tyf8888 Embedded System

Choice of state machine encoding in Verilog: binary encoding, Gray code encoding, one-hot encoding: Generally, the most commonly used coding methods in Verilog are binary coding, Gray code coding, and one-hot coding. Binary code and Gray code are compressed state coding. If Gray code is used, only o...; besideyou FPGA/CPLD

TI AM335 Embedded Hardware Design Reference Guide OK335xD: [i=s]This post was last edited by fish001 on 2020-5-9 22:50[/i]Tips: Since the download file is large, to ensure a smooth download, it is recommended to use download tools such as Thunder, QQ Tornado,...; fish001 Microcontroller MCU

[EEworld original tutorial discussion] It is recommended to have a special course on software development: "If you want to do your work well, you must first sharpen your tools!" I suggest that the moderator or the experts in the forum organize another special training course on MSP430 development software ...; lkl0305 TI Technology Forum

Isn't it embarrassing! It is said that this is the computer design of the future?: [font=Arial, Microsoft YaHei][color=#333333]Isn’t this embarrassing! It is said that this is the computer design of the future? [/color][/font]...; qwqwqw2088 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components