DT50F13KFB-K datasheet, PDF - EEWORLD Datasheet

DT50F13KFB-K: DescriptionSilicon Controlled Rectifier, 50000mA I(T), 1300V V(RRM),; CategoryAnalog mixed-signal IC Trigger device; File Size84KB，1 Pages; ManufacturerEUPEC [eupec GmbH]

Download Datasheet Parametric View All

DT50F13KFB-K Overview

Silicon Controlled Rectifier, 50000mA I(T), 1300V V(RRM),

Parameter Name	Attribute value
Maker	EUPEC [eupec GmbH]
Reach Compliance Code	unknown
Quick connection description	G-GR
Description of screw terminals	2A-CK
On-state non-repetitive peak current	1200 A
Maximum on-state current	50000 A
Maximum operating temperature	125 °C
Repeated peak reverse voltage	1300 V

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

ADC0809 A/D converter basic application technology: [b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...; 呱呱 DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components