EEWORLDEEWORLDEEWORLD

Part Number

Search

U62H824PC35

Description
Standard SRAM, 8KX24, 35ns, CMOS, PQCC52, PLASTIC, LCC-52
Categorystorage    storage   
File Size185KB,10 Pages
ManufacturerZentrum Mikroelektronik Dresden AG (IDT)
Download Datasheet Parametric Compare View All

U62H824PC35 Overview

Standard SRAM, 8KX24, 35ns, CMOS, PQCC52, PLASTIC, LCC-52

U62H824PC35 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerZentrum Mikroelektronik Dresden AG (IDT)
Parts packaging codeLCC
package instructionQCCJ, LDCC52,.8SQ
Contacts52
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time35 ns
I/O typeCOMMON
JESD-30 codeS-PQCC-J52
JESD-609 codee0
length19.1262 mm
memory density196608 bit
Memory IC TypeSTANDARD SRAM
memory width24
Humidity sensitivity level3
Number of functions1
Number of terminals52
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8KX24
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC52,.8SQ
Package shapeSQUARE
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Certification statusNot Qualified
Maximum seat height5.1 mm
Maximum standby current0.006 A
Minimum standby current4.5 V
Maximum slew rate0.17 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width19.1262 mm

U62H824PC35 Preview

U62H824
Fast 8K x 24 SRAM
Features
Description
The U62H824 is a static RAM
manufactured using a CMOS pro-
cess technology. The device inte-
grates an 8K x 24 SRAM core with
multiple chip enable inputs, output
enable, and an externally control-
led single address pin multiplexer.
These functions allow for direct
connection
to
the
Motorola
DSP56k Digital Signal Processor
Family and provide a very efficient
means for implementation of a
reduced parts count system requi-
ring no additional interface logic.
The avialability of multiple chip
enable (E1 and E2) and output
enable (G) inputs provides for
greater system flexibility when mul-
tiple devices are used. With either
chip enable unasserted, the device
will enter standby mode, useful in
low-power applications. A single
on-chip multiplexer selects A12 or
X/Y as the highest order address
input depending upon the state of
the V/S control input. This feature
allows one physical static RAM
component to efficiently store pro-
gram and vector or scalar ope-
rands
by
dynamically
re-
partitioning the RAM array.
Typical applications will logically
map vector operands into upper
memory with scalar operands
being stored in lower memory.
An application example is at the
end of this document for additional
information.
Multiple power and ground pins
have been utilized to minimize
effectes induced by output noice.
F
196 608 bit static CMOS RAM
F
35 ns Access Time
F
Fully static Read and Write
operations
F
Equal address and chip
enable access times
F
Single bit on-chip address
multiplexer
F
Active high and active low
chip enable inputs
F
Output enable controlled three-
state outputs
F
TTL/CMOS-compatible
F
Low power standby mode
F
Power supply voltage 5 V
F
Operating temperature range
F
F
F
F
0
°C
to 70
°C
-40
°C
to 85
°C
CECC 90000 Quality Standard
ESD protection > 2000 V
(MIL STD 883C M3015.7)
Latch-up immunity > 100 mA
Package: PLCC52
Pin Configuration
VCC
A10
A11
A12
X/Y
V/S
NC
A0
A1
A2
A3
A4
A5
Pin Description
7
DQ0
DQ1
DQ2
VSS
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
VSS
DQ9
DQ10
8
9
10
11
12
13
14
15
16
17
18
19
20
6
5
4
3
2
1 52 51 50 49 48 47
46
45
44
43
42
41
40
39
38
37
36
35
34
DQ23
DQ22
DQ21
VSS
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
VSS
DQ14
DQ13
Signal Name
A0 - A11
A12, X/Y
V/S
DQ0 - DQ23
E1, E2
G
W
VCC
VSS
NC
Signal Description
Address Inputs
Multiplexed Address
Address Multiplexer Control
Data Input / Output
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
Not Connected
For proper operation of the device, all V
SS
pins
must be connected to ground.
21 22 23 24 25 26 27 28 29 30 31 32 33
E1
E2
DQ12
DQ11
A9
A8
A7
A6
VCC
VSS
W
NC
G
December 12, 1997
1
U62H824
Block Diagram
A0
Memory Cell
Row
A5
A10
A11
Decoder
Array
256 Rows x
768 Columns
V
CC
V
SS
DQ0
DQ23
Input Data
Control
Column I/O
E1
E2
W
G
Column Decoder
&
&
X/Y
A12
V/S
1 Q A12i
0
2 to 1 MUX
A6
(LSB)
(MSB)
A9
&
Truth Table
E1
H
X
L
L
L
L
L
E2
X
L
H
H
H
H
H
G
X
X
H
L
L
X
X
W
X
X
H
H
H
L
L
V/S
X
X
X
H
L
H
L
Mode
Not Selected
Not Selected
Output Disable
Read Using X/Y
Read Using A12
Write Using X/Y
Write Using A12
Supply
Current
I
CC(SB)
I
CC(SB)
I
CC(OP)
I
CC(OP)
I
CC(OP)
I
CC(OP)
I
CC(OP)
I/O
Status
High - Z
High - Z
High - Z
Data Out
Data Out
Data In
Data In
Characteristics
All voltages are referenced to V
SS
= 0 V (ground).
All characteristics are valid in the power supply voltage range and in the operating temperature range specified.
Dynamic measurements are based on a rise and fall time of
5 ns, measured between 10 % and 90 % of V
I
, as well as
input levels of V
IL
= 0 V and V
IH
= 3 V. The timing reference level of all input and output signals is 1.5 V,
with the exception of the t
dis
-times and t
en
-times, in which cases transition is measured
±
200 mV from steady-state voltage.
Recommended
Operating Conditions
Power Supply Voltage
Input Low Voltage *
Input High Voltage
*
-2 V at Pulse Width
10 ns
Symbol
V
CC
V
IL
V
IH
Conditions
Min.
4.5
-0.3
2.2
Max.
5.5
0.8
V
CC
+ 0.3
Unit
V
V
V
2
December 12, 1997
U62H824
Maximum Ratings
Power Supply Voltage
Input Voltage
Output Voltage
Power Dissipation
Operating Temperature
Storage Temperature
Output Short-Circuit Current
at V
CC
= 5 V and V
O
= 0 V
**
Symbol
V
CC
V
I
V
O
P
D
T
a
T
stg
|I
OS
|
Min.
-0.5
-0.5
-0.5
-
-40
-65
Max.
7
V
CC
+ 0.5
V
CC
+ 0.5
1.75
85
150
20
Unit
V
V
V
W
°C
°C
mA
** Not more than 1 output should be shorted at the same time. Duration of the short circuit should not execeed 30 s.
Electrical Characteristics
Supply Current - Operating Mode
Symbol
I
CC(OP)
Conditions
V
CC
V
E1
V
E2
V
G
other inputs
I
out
t
cW
C-Type
K-Type
V
CC
V
E1
V
E2
all inputs
C-Type
K-Type
=
=
=
=
=
=
=
5.5 V
0.8 V
2.2 V
2.2 V
V
IL
or V
IH
0 mA
35 ns
Min.
Max.
Unit
170
180
= 5.5 V
= V
CC
- 0.2 V
= 0.2 V
V
CC
- 0.2 V
or
0.2 V
6
8
=
=
=
=
5.5 V
2.2 V
0.8 V
V
IH
or V
IL
2.4
0.4
2
-2
-4
8
2
-2
15
mA
mA
Supply Current - Standby Mode
(CMOS level)
I
CC(SB)
mA
mA
mA
Supply Current - Standby Mode
(TTL level)
I
CC(SB)1
V
CC
V
E1
V
E2
all inputs
V
CC
I
OH
I
OL
V
CC
V
IH
V
IL
V
CC
V
OH
V
OL
V
CC
V
OH
V
OL
V
G
3
Output High Voltage
Output Low Voltage
Input High Leakage Current
Input Low Leakage Current
Output High Current
Output Low Current
Output Leakage Current
High at Three-State Outputs
Low at Three-State Outputs
V
OH
V
OL
I
IH
I
IL
I
OH
I
OL
I
OHZ
I
OLZ
= 4.5 V
= -4.0 mA
= 8.0 mA
= 5.5 V
= 5.5 V
= 0 V
= 4.5 V
= 2.4 V
= 0.4 V
= 5.5 V
= 5.5 V
= 0 V
= V
IH
V
V
µA
µA
mA
mA
µA
µA
December 12, 1997
U62H824
Switching Characteristics
Read Cycle
Read Cycle Time
Address Access Time to Data Valid
MUX Control to Data Valid
Chip Enable Access Time to Data Valid
G LOW to Data Valid
Output Hold Time from Address Change
Output Hold Time from MUX Control Change
E1 LOW or E2 HIGH to Output in Low-Z
G LOW to Output in Low-Z
E1 HIGH or E2 LOW to Output in High-Z
G HIGH to Output in High-Z
t
LZCE
t
LZOE
t
HZCE
t
HZOE
t
ACE
t
OE
t
OH
Symbol
Alt.
t
RC
t
AA
IEC
t
cR
t
a(A)
t
a(VS)
t
a(E)
t
a(G)
t
v(A)
t
v(VS)
t
en(E)
t
en(G)
t
dis(E)
t
dis(G)
5
5
0
0
15
15
Min.
35
35
35
35
15
ns
ns
ns
ns
ns
ns
ns
ns
35
Max.
Unit
ns
ns
Switching Characteristics
Write Cycle
Write Cycle Time
Write Pulse Width
Write Pulse Width Setup Time
Address Setup Time
MUX Control Setup Time
Address Valid to End of Write
MUX Control Valid to End of Write
Adress Valid to End of Write
MUX Control Valid to End of Write
Chip Enable Setup Time
Pulse Width Chip Enable
Data Setup Time
Data Hold Time
Address Hold from End of Write
MUX Control from End of Write
W HIGH to Output in Low-Z
W LOW to Output in High-Z
Symbol
Alt.
t
WC
t
WP
t
WP
t
AS
IEC
t
cW
t
w(W)
t
su(W)
t
su(A)
t
su(VS)
t
AW
t
su(A-WH)
t
su(VS-WH)
t
su(A-E)
t
su(VS-E)
t
CW
t
CW
t
DS
t
DH
t
AH
t
su(E)
t
w(E)
t
su(D)
t
h(D)
t
h(A)
t
h(VS)
t
LZWE
t
HZWE
t
en(W)
t
dis(W)
Min.
35
20
20
0
0
30
30
30
30
20
20
15
0
0
0
5
35
Unit
Max.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
15
ns
4
December 12, 1997
U62H824
Test Configuration for Functional Check
Input level according to the
V
IH
relevant test measurement
ment of all 24 output pins
Simultaneous measure-
V
IL
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
X/Y
V
CC
DQ0
V
O
DQ23
Output Load
see Figure 1A
Unless Otherwide
Noted
E1
E2
W
G
V/S
V
SS
AC Test Loads
5V
480
R
L
= 50
Output
Z
0
= 50
255
V
L
= 1.5 V
Output
5 pF
Figure 1A
Measurement of t
dis(E)
, t
dis(W)
, t
dis(G)
, t
en(E)
, t
en(W)
, t
en(G)
with Output Load from Figure 1B.
Figure 1B
December 12, 1997
5

U62H824PC35 Related Products

U62H824PC35 U62H824PK35
Description Standard SRAM, 8KX24, 35ns, CMOS, PQCC52, PLASTIC, LCC-52 Standard SRAM, 8KX24, 35ns, CMOS, PQCC52, PLASTIC, LCC-52
Is it Rohs certified? incompatible incompatible
Maker Zentrum Mikroelektronik Dresden AG (IDT) Zentrum Mikroelektronik Dresden AG (IDT)
Parts packaging code LCC LCC
package instruction QCCJ, LDCC52,.8SQ QCCJ, LDCC52,.8SQ
Contacts 52 52
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Maximum access time 35 ns 35 ns
I/O type COMMON COMMON
JESD-30 code S-PQCC-J52 S-PQCC-J52
JESD-609 code e0 e0
length 19.1262 mm 19.1262 mm
memory density 196608 bit 196608 bit
Memory IC Type STANDARD SRAM STANDARD SRAM
memory width 24 24
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 52 52
word count 8192 words 8192 words
character code 8000 8000
Operating mode ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 85 °C
organize 8KX24 8KX24
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QCCJ QCCJ
Encapsulate equivalent code LDCC52,.8SQ LDCC52,.8SQ
Package shape SQUARE SQUARE
Package form CHIP CARRIER CHIP CARRIER
Parallel/Serial PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225
power supply 5 V 5 V
Certification status Not Qualified Not Qualified
Maximum seat height 5.1 mm 5.1 mm
Maximum standby current 0.006 A 0.008 A
Minimum standby current 4.5 V 4.5 V
Maximum slew rate 0.17 mA 0.18 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form J BEND J BEND
Terminal pitch 1.27 mm 1.27 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 30 30
width 19.1262 mm 19.1262 mm
Serial port problem of c8051f020
When using the serial port of c8051f020 to send data to the serial port of PC, it is always unsuccessful. I hope the experts can give me some advice: Serial port debugger settings: 8-N-1; Baud=38400; ...
请求权 Embedded System
(Bonus 4) GD32L233 Evaluation - Obtaining and Printing the Main Frequency of System Resources
[i=s] This post was last edited by Yunhu Congbai on 2022-1-28 17:44 [/i] ## Preface I was so happy for a while, but after checking the datasheet in detail, I found that it does not support SLCD. I was...
韵湖葱白 GD32 MCU
Wanted STM32H750
Wanted STM32H750...
cjq_enjoy stm32/stm8
It is probably the favorite of MM - light-controlled night light
I believe you have seen many night lights. Although there are many styles, I believe you have never seen the one we bring today. The light is designed to look like a little man holding a socket with b...
clark Creative Market
The program compiled on EVC cannot display pictures on PDA. Experts, please help. It’s urgent. The boss wants to kill someone!!!
The program that can be executed under the EVC simulator is used to display pictures. After release, I put it on the PDA and run it. The program is fine, but the pictures can't be displayed. On the EV...
crystal3379 Embedded System
Does the i2c of msp430 automatically generate ack signal?
Does the i2c of msp430 automatically generate an ack signal, but the nack signal needs to be set to nack?...
飞翔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1380  1920  2216  299  1411  28  39  45  7  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号