EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V05L25G

Description
Dual-Port SRAM, 8KX8, 25ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68
Categorystorage    storage   
File Size237KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT70V05L25G Overview

Dual-Port SRAM, 8KX8, 25ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68

IDT70V05L25G Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codePGA
package instruction1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68
Contacts68
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time25 ns
Other featuresINTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN
I/O typeCOMMON
JESD-30 codeS-CPGA-P68
JESD-609 codee0
length29.464 mm
memory density65536 bit
Memory IC TypeDUAL-PORT SRAM
memory width8
Number of functions1
Number of ports2
Number of terminals68
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8KX8
Output characteristics3-STATE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Encapsulate equivalent codePGA68,11X11
Package shapeSQUARE
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum seat height5.207 mm
Maximum standby current0.0025 A
Minimum standby current3 V
Maximum slew rate0.165 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
Maximum time at peak reflow temperature30
width29.464 mm
HIGH-SPEED 3.3V
8K x 8 DUAL-PORT
STATIC RAM
Integrated Device Technology, Inc.
IDT70V05S/L
FEATURES:
• True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
• High-speed access
— Commercial: 25/35/55ns (max.)
• Low-power operation
— IDT70V05S
Active: 350mW (typ.)
Standby: 3.5mW (typ.)
— IDT70V05L
Active: 350mW (typ.)
Standby: 1mW (typ.)
• IDT70V05 easily expands data bus width to 16 bits or
more using the Master/Slave select when cascading
more than one device
• M/
S
= H for
BUSY
output flag on Master
M/
S
= L for
BUSY
input on Slave
• Busy and Interrupt Flags
• On-chip port arbitration logic
• Full on-chip hardware support of semaphore signaling
between ports
• Fully asynchronous operation from either port
• Devices are capable of withstanding greater than 2001V
electrostatic discharge
• Battery backup operation—2V data retention
• LVTTL-compatible, single 3.3V (±0.3V) power supply
• Available in 68-pin PGA, 68-pin PLCC, and a 64-pin
TQFP
DESCRIPTION:
The IDT70V05 is a high-speed 8K x 8 Dual-Port Static
RAM. The IDT70V05 is designed to be used as a stand-alone
Dual-Port RAM or as a combination MASTER/SLAVE Dual-
Port RAM for 16-bit-or-more word systems. Using the IDT
MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider
memory system applications results in full-speed, error-free
FUNCTIONAL BLOCK DIAGRAM
OE
L
R/
OE
R
R/
CE
L
W
L
CE
R
W
R
I/O
0L
- I/O
7L
I/O
Control
I/O
Control
I/O
0R
-I/O
7R
BUSY
L
(1,2)
BUSY
R
Address
Decoder
13
(1,2)
A
12L
A
0L
MEMORY
ARRAY
Address
Decoder
A
12R
A
0R
13
NOTES:
1. (MASTER):
BUSY
is output;
(SLAVE):
BUSY
is input.
2. BUSY outputs
and INT outputs
are non-tri-
stated push-pull.
OE
L
R/
CE
L
W
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
R/
OE
R
W
R
SEM
R
(2)
SEM
L
INT
L
(2)
M/
S
INT
R
2941 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©1996 Integrated Device Technology, Inc.
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
OCTOBER 1996
6.35
DSC-2941/3
1

IDT70V05L25G Related Products

IDT70V05L25G IDT70V05S25G IDT70V05L55PF IDT70V05L35PF IDT70V05S55G IDT70V05L55G IDT70V05S35J IDT70V05L35J IDT70V05L55J
Description Dual-Port SRAM, 8KX8, 25ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 Dual-Port SRAM, 8KX8, 25ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 Dual-Port SRAM, 8KX8, 55ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64 Dual-Port SRAM, 8KX8, 35ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64 Dual-Port SRAM, 8KX8, 55ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 Dual-Port SRAM, 8KX8, 55ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68 Dual-Port SRAM, 8KX8, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68 Dual-Port SRAM, 8KX8, 55ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code PGA PGA QFP QFP PGA PGA LCC LCC LCC
package instruction 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68
Contacts 68 68 64 64 68 68 68 68 68
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Maximum access time 25 ns 25 ns 55 ns 35 ns 55 ns 55 ns 35 ns 35 ns 55 ns
Other features INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN INTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code S-CPGA-P68 S-CPGA-P68 S-PQFP-G64 S-PQFP-G64 S-CPGA-P68 S-CPGA-P68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0
length 29.464 mm 29.464 mm 14 mm 14 mm 29.464 mm 29.464 mm 24.2062 mm 24.2062 mm 24.2062 mm
memory density 65536 bit 65536 bit 65536 bit 65536 bit 65536 bit 65536 bit 65536 bit 65536 bit 65536 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 8 8 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2 2 2
Number of terminals 68 68 64 64 68 68 68 68 68
word count 8192 words 8192 words 8192 words 8192 words 8192 words 8192 words 8192 words 8192 words 8192 words
character code 8000 8000 8000 8000 8000 8000 8000 8000 8000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 8KX8 8KX8 8KX8 8KX8 8KX8 8KX8 8KX8 8KX8 8KX8
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code PGA PGA LQFP LQFP PGA PGA QCCJ QCCJ QCCJ
Encapsulate equivalent code PGA68,11X11 PGA68,11X11 QFP64,.66SQ,32 QFP64,.66SQ,32 PGA68,11X11 PGA68,11X11 LDCC68,1.0SQ LDCC68,1.0SQ LDCC68,1.0SQ
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY GRID ARRAY FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE GRID ARRAY GRID ARRAY CHIP CARRIER CHIP CARRIER CHIP CARRIER
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 240 240 225 225 225 225 225
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.207 mm 5.207 mm 1.6 mm 1.6 mm 5.207 mm 5.207 mm 4.572 mm 4.572 mm 4.572 mm
Maximum standby current 0.0025 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A
Minimum standby current 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Maximum slew rate 0.165 mA 0.19 mA 0.155 mA 0.155 mA 0.18 mA 0.155 mA 0.18 mA 0.155 mA 0.155 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount NO NO YES YES NO NO YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form PIN/PEG PIN/PEG GULL WING GULL WING PIN/PEG PIN/PEG J BEND J BEND J BEND
Terminal pitch 2.54 mm 2.54 mm 0.8 mm 0.8 mm 2.54 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location PERPENDICULAR PERPENDICULAR QUAD QUAD PERPENDICULAR PERPENDICULAR QUAD QUAD QUAD
Maximum time at peak reflow temperature 30 30 20 20 30 30 30 30 30
width 29.464 mm 29.464 mm 14 mm 14 mm 29.464 mm 29.464 mm 24.2062 mm 24.2062 mm 24.2062 mm
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) - IDT (Integrated Device Technology)
Base Number Matches - 1 1 1 1 1 1 1 -
Humidity sensitivity level - - 3 3 - - 1 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 29  2742  67  1287  1566  1  56  2  26  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号