IS61SPD25636D-150TQI datasheet, PDF

Datasheet> All Categories > storage> storage> IS61SPD25636D-150TQI

IS61SPD25636D-150TQI: DescriptionCache SRAM, 256KX36, 3.8ns, CMOS, PQFP100, TQFP-100; Categorystorage storage; File Size151KB，22 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

IS61SPD25636D-150TQI Overview

Cache SRAM, 256KX36, 3.8ns, CMOS, PQFP100, TQFP-100

IS61SPD25636D-150TQI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	QFP
package instruction	TQFP-100
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	3.8 ns
Maximum clock frequency (fCLK)	150 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Minimum standby current	3.14 V
Maximum slew rate	0.4 mA
Maximum supply voltage (Vsup)	3.63 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

IS61SPD25632T/D IS61LPD25632T/D

IS61SPD25636T/D IS61LPD25636T/D

IS61SPD51218T/D IS61LPD51218T/D

256K x 32, 256K x 36, 512K x 18

SYNCHRONOUS PIPELINE,

DOUBLE-CYCLE DESELECT STATIC RAM

FEATURES

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Pentium™ or linear burst sequence control using

MODE input

• Three chip enable option for simple depth expansion

and address pipelining

• Common data inputs and data outputs

• JEDEC 100-Pin TQFP and

119-pin PBGA package

• Single +3.3V, +10%, –5% power supply

• Power-down snooze mode

• 3.3V I/O For SPD

• 2.5V I/O For LPD

• Double cycle deselect

• Snooze MODE for reduced-power standby

• T version (three chip selects)

• D version (two chip selects)

ISSI

PRELIMINARY INFORMATION

SEPTEMBER 2000

DESCRIPTION

The

ISSI

IS61SPD25632, IS61SPD25636, S61SPD51218,

IS61LPD25632, IS61LPD25636, and IS61LPD51218 are

high-speed, low-power synchronous static RAMs designed

to provide a burstable, high-performance, secondary cache for

the Pentium™, 680X0™, and PowerPC™ microprocessors.

The IS61SPD25632 and IS61LPD25632 are organized as

262,144 words by 32 bits and the IS61SPD25636 and

IS61LPD25636 are organized as 262,144 words by 36 bits.

The IS61SPD51218 and IS61LPS51218 are organized as

524,288 words by 18 bits. Fabricated with

ISSI

's advanced

CMOS technology, the device integrates a 2-bit burst

counter, high-speed SRAM core, and high-drive capability

outputs into a single monolithic circuit. All synchronous inputs

pass through registers controlled by a positive-edge-triggered

single clock input.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock input. Write cycles can be from one

to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.

Byte write operation is performed by using byte write

enable (BWE).input combined with one or more individual

byte write signals (BWx). In addition, Global Write (GW)

is available for writing all bytes at one time, regardless of

the byte write controls.

Bursts can be initiated with either

ADSP

(Address Status

Processor) or

ADSC

(Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the

ADV

(burst address

advance) input pin.

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW. Interleave

burst is achieved when this pin is tied HIGH or left floating.

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

-166*

3.5

166

-150

3.8

6.7

150

-133

7.5

133

-5

100

Units

MHz

*This speed available only in SPD version

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION

04/17/01

Rev. 00A

Recommended Resources

LM386 wired intercom circuit diagram

Variable gain amplifier circuit

Current incremental control circuit

Ordinary diode threshold NOT gate circuit

Darkroom touch control circuit

Constant current source using operational amplifier and Darlington transistor

[Learn and Share] About QFP Package: The Chinese meaning of this technology is Plastic Quad Flat Package. The distance between the CPU chip pins is very small and the pins are very thin. Generally, large-scale or ultra-large-scale integr...; Sur Integrated technical exchanges

Causes and solutions for DSP chip cold soldering: The cold solder joint depends on the package. DSP chips are commonly LQFP or FBQA. The cold solder joint of a single chip is not difficult to solve. It can be solved by adding tin and dragging solder....; fish001 DSP and ARM Processors

It is said that this is a very popular article abroad: "My motherland has increasingly shown an atmosphere of impetuousness, fanaticism, sadness, and confusion. With the rapid accumulation of wealth, society has become corrupt and decadent, and signs of t...; shuangshumei Talking

[Video Sharing] Wonderful Record of the 2012 National Electronics Competition TI Cup Analog Electronic System Design Special Invitational Competition: This video includes pre-match training; reading the competition rules and selecting competition topics; discussing design solutions; receiving components; welding and production; completing and debugg...; 德州仪器_视频 Analog electronics

Wince5.0 does not support directsound, so what should I do with programs developed using directsound?: I want to transfer a program developed with directsound in VC to EVC. When I customize the kernel with PB, I find that CE5.0 does not support directsound. The development board is the BSP package of 5...; liyanjun120 Embedded System

51 MCU Programming Skills: [font=宋体][size=3]1. Do not define too many variables. The lower 128 bits are the storage area for user-defined variables (by default). You can also put variables in the upper 128 bits, but it is easy ...; SZXYD123 51mcu

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components