EEWORLDEEWORLDEEWORLD

Part Number

Search

530UB581M000DG

Description
CMOS/TTL Output Clock Oscillator, 581MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530UB581M000DG Overview

CMOS/TTL Output Clock Oscillator, 581MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB581M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency581 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
IoT architecture and technology protocols
This chapter introduces the technical architecture used to support Internet of Things (IoT) applications and discusses some key IoT technologies and wireless protocols in detail.Gain insights into the...
兰博 RF/Wirelessly
DSP tms320vc33 timer timing time?
EXTCLK is connected to 11.0592M crystal oscillator XIN is grounded CLKMD0 and CLKMD1 are both connected to high level. Timer0.Period = 0x1d4c0; Timer0.Counter = 0x1d4c0; Timer0.Control = 0x3f2; How lo...
webzming Embedded System
Help with low power consumption issues
I am now using msp430f169 to write programs.All functions are complete. Iam using LPM3 mode.When I power on and enter LPM3 mode, there is still 130ua current, which seems to be too high.I have disconn...
lyylsc Microcontroller MCU
Review Weekly Report 20221010: Sipeed GW2A FPGA development board and Renesas ultra-low power MCU RA2L1 are here~
Activities currently being applied for1. Sipeed GW2A FPGA development board ( newly launched ) After being evaluated and praised by engineers in our forum, the domestic Gaoyun FPGA is coming again. Th...
EEWORLD社区 Special Edition for Assessment Centres
2440 Reading the temperature chip always fails to trigger an interrupt. Is there any way to do this?
Calling the IIC folder through the application layer in the BSP package does not work properly, so I have to switch to the bootloader layer to do temperature detection, but the interrupt cannot be tri...
Franz The Industrial Cloud
msp430f169 ADC pin voltage
I use MSP430F169, the data from the ADC pin grounding test is also more than 2000, and there is indeed voltage on the AD pin, I don't know what's going on, help please!!!...
卡军方 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1381  2309  433  1283  1866  28  47  9  26  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号