DATA SHEET
µ
PD753036, 753036(A)
4-BIT SINGLE-CHIP MICROCONTROLLER
MOS INTEGRATED CIRCUIT
DESCRIPTION
The
µ
PD753036 is one of the 75XL series 4-bit single-chip microcontroller chips and has a data processing
capability comparable to that of an 8-bit microcontroller.
It has an on-chip LCD controller/driver with a larger ROM capacity and extended CPU functions compared with
the conventional
µ
PD75336, and can provide high-speed operation at a low supply voltage of 1.8 V. It can be
supplied in a small plastic TQFP package (12
×
12 mm) and is suitable for small sets using LCD panels.
A stricter quality assurance program applies the
µ
PD753036(A) compared to the
µ
PD753036 (standard model).
(In terms of NEC’s quality grading, this is a “special” grade product.)
For details of functions refer to the following User’s Manual.
µ
PD753036 User’s Manual: U10201E
FEATURES
•
Low voltage operation V
DD
= 1.8 to 5.5 V
• Can be driven by two 1.5 V batteries
•
Internal programmable LCD controller/driver
•
Internal A/D converter which can be operated at a low
voltage
• 8-bit resolution
×
8 channels (successive approxi-
mation type)
•
On-chip memory
• Program memory (ROM): 16384
×
8 bits
• Data memory (RAM): 768
×
4 bits
•
Capable of high-speed operation and vari-
able instruction execution time for power saving
• 0.95, 1.91, 3.81, 15.3
µ
s (@ 4.19 MHz)
• 0.67, 1.33, 2.67, 10.7
µ
s (@ 6.0 MHz)
• 122
µ
s (@ 32.768 kHz)
•
Small plastic TQFP (12
×
12 mm)
• Suitable for small sets such as cameras
•
One-time PROM:
µ
PD75P3036
APPLICATION
Radio transmitter/receiver, compact disc player, rice cooker, home bakery, etc.
ORDERING INFORMATION
Part number
Package
80-pin plastic QFP (14
×
14 mm, 0.65 mm pitch)
80-pin plastic TQFP (fine pitch) (12
×
12 mm, 0.5 mm pitch)
80-pin plastic QFP (14
×
14 mm, 0.65 mm pitch)
Quality grade
Standard
Standard
Special
µ
PD753036GC-×××-3B9
µ
PD753036GK-×××-BE9
µ
PD753036GC(A)-×××-3B9
Remark
×××
indicates ROM code suffix.
Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by
NEC Corporation to know the specification of quality grade on the devices and its recommended applications.
Unless otherwise specified, the
µ
PD753036 is treated as the representative model throughout this document.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
Document No. U11353EJ4V0DS00 (4th edition)
Date Published June 2000 N CP(K)
Printed in Japan
The mark
shows major revised points.
©
1996, 2000
µ
PD753036, 753036(A)
Functional Outline
Parameter
Minimum instruction
execution time
Function
• 0.95, 1.91, 3.81, 15.3
µ
s (main system clock: @4.19 MHz operation)
• 0.67, 1.33, 2.67, 10.7
µ
s (main system clock: @6.0 MHz operation)
• 122
µ
s (subsystem clock: @32.768 kHz operation)
ROM
RAM
General purpose register
16384
×
8 bits
768
×
4 bits
• 4-bit operation: 8
×
4 banks
• 8-bit operation: 4
×
4 banks
8
20
8
8
Also used for segment pins
On-chip pull-up resistors can be specified by using mask option
13 V withstand voltage
On-chip pull-up resistors can be specified by using software: 27
On-chip memory
Input/
output
port
CMOS input
CMOS input/output
Bit port output
N-ch open-drain
input/output pins
Total
44
• Segment selection:
• Display mode selection:
12/16/20 segments (can be changed to bit port output
in unit of 4; max. 8)
Static 1/2 duty (1/2 bias)
1/3 duty (1/2 bias)
1/3 duty (1/3 bias)
1/4 duty (1/3 bias)
LCD controller/driver
On-chip split resistor for LCD drive can be specified by using mask option
Timer
5 channels
• 8-bit timer/event counter: 3 channels
(16-bit timer/event counter, career generator, timer with gate)
• Basic interval/watchdog timer: 1 channel
• Watch timer: 1 channel
Serial interface
• 3-wire serial I/O mode ... MSB or LSB can be selected for transferring first bit
• 2-wire serial I/O mode
• SBI mode
A/D converter
Bit sequential buffer (BSB)
Clock output (PCL)
8-bit resolution
×
8 channels (1.8 V
≤
AV
REF
≤
V
DD
)
16 bits
•
Φ,
524, 262, 65.5 kHz (main system clock: @4.19 MHz operation)
•
Φ,
750, 375, 93.8 kHz (main system clock: @6.0 MHz operation)
• 2, 4, 32 kHz (main system clock: @4.19 MHz operation
or subsystem clock: @32.768 kHz operation)
• 2.93, 5.86, 46.9 kHz (main system clock: @6.0 MHz operation)
External: 3, Internal: 5
External: 1, Internal: 1
• Ceramic or crystal oscillator for main system clock oscillation
• Crystal oscillator for subsystem clock oscillation
STOP/HALT mode
V
DD
= 1.8 to 5.5 V
• 80-pin plastic QFP (14
×
14 mm, 0.65 mm pitch)
• 80-pin plastic TQFP (fine pitch) (12
×
12 mm, 0.5 mm pitch)
Buzzer output (BUZ)
Vectored interrupts
Test input
System clock oscillator
Standby function
Power supply voltage
Package
2
Data Sheet U11353EJ4V0DS00
µ
PD753036, 753036(A)
CONTENTS
1. PIN CONFIGURATION (TOP VIEW) ................................................................................................... 5
2. BLOCK DIAGRAM ............................................................................................................................... 7
3. PIN
3.1
3.2
3.3
3.4
FUNCTION...................................................................................................................................... 8
Port Pins ...................................................................................................................................... 8
Non-Port Pins ...........................................................................................................................10
Pin Input/Output Circuits ........................................................................................................12
Recommended Connections for Unused Pins .....................................................................15
4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE ............................................. 16
4.1 Difference between Mk I and Mk II ..........................................................................................16
4.2 Setting Method of Stack Bank Select Register (SBS).......................................................... 17
5. MEMORY CONFIGURATION ............................................................................................................18
6. PERIPHERAL HARDWARE FUNCTIONS .......................................................................................21
6.1 Digital I/O Port ..........................................................................................................................21
6.2 Clock Generator .......................................................................................................................22
6.3 Subsystem Clock Oscillator Control Functions ..................................................................23
6.4 Clock Output Circuit ................................................................................................................24
6.5 Basic Interval Timer/Watchdog Timer ...................................................................................25
6.6 Watch Timer ..............................................................................................................................26
6.7 Timer/Event Counter ................................................................................................................27
6.8 Serial Interface .........................................................................................................................31
6.9 LCD Controller/Driver ..............................................................................................................33
6.10 A/D Converter ..........................................................................................................................35
6.11 Bit Sequential Buffer ..............................................................................................................36
7. INTERRUPT FUNCTION AND TEST FUNCTION ............................................................................ 37
8. STANDBY FUNCTION .......................................................................................................................39
9. RESET FUNCTION ............................................................................................................................40
10. MASK OPTION ...................................................................................................................................43
11. INSTRUCTION SETS .........................................................................................................................44
12. ELECTRICAL CHARACTERISTICS .................................................................................................54
13. CHARACTERISTIC CURVE (reference) ..........................................................................................69
14. PACKAGE DRAWINGS .....................................................................................................................73
Data Sheet U11353EJ4V0DS00
3
µ
PD753036, 753036(A)
15. RECOMMENDED SOLDERING CONDITIONS ................................................................................75
APPENDIX A.
µ
PD75336, 753036, 75P3036 FUNCTION LIST ...........................................................76
APPENDIX B. DEVELOPMENT TOOLS ................................................................................................78
APPENDIX C. RELATED DOCUMENTS ...............................................................................................82
4
Data Sheet U11353EJ4V0DS00
µ
PD753036, 753036(A)
1. PIN CONFIGURATION (TOP VIEW)
• 80-pin plastic QFP (14
×
14 mm, 0.65 mm pitch)
µ
PD753036GC-×××-3B9, 753036GC(A)-×××-3B9
• 80-pin plastic TQFP (fine pitch) (12
×
12 mm, 0.5 mm pitch)
µ
PD753036GK-×××-BE9
P73/KR7
P72/KR6
P71/KR5
P70/KR4
P63/KR3
P62/KR2
P61/KR1
P60/KR0
RESET
X2
X1
Note
IC
XT2
S31/BP7
S30/BP6
S29/BP5
S28/BP4
S27/BP3
S26/BP2
S25/BP1
S24/BP0
S23
S22
S21
S20
S19
S18
S17
S16
S15
S14
S13
S12
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
60
1
59
2
58
3
57
4
56
5
55
6
54
7
53
8
52
9
51
10
50
11
49
12
48
13
47
14
46
15
45
16
44
17
43
18
42
19
41
20
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
XT1
V
DD
AV
REF
AV
SS
AN5
AN4
AN3
AN2
AN1
AN0
P83/AN7
P82/AN6
P81/TI2
P80/TI1
P33
P32
P31/SYNC
P30/LCDCL
P23/BUZ
P22/PCL/PTO2
P21/PTO1
P20/PTO0
P13/TI0
P12/INT2
P11/INT1
P10/INT0
P03/SI/SB1
Note
Connect the IC (Internally Connected) pin directly to V
DD
.
P00/INT4
P01/SCK
P02/SO/SB0
COM0
COM1
COM2
COM3
BIAS
V
LC0
V
LC1
V
LC2
P40
P41
P42
P43
V
SS
P50
P51
P52
P53
Data Sheet U11353EJ4V0DS00
5
京公网安备 11010802033920号
EEWORLD
