In China, Taiwan, Japan: Tel: 1-603-598-0075 • In Korea, Singapore, Australia, India: Tel: 1-203-853-4433 • Fax: 1-203-849-1423
Vectron International reserves the right to make changes to the product(s) and/or information contained herein without notice.
No liability is assumed as a result of their use or application.
No rights under any patent accompany the sale of any such product(s) or information.
www.vectron.com
J-Type Voltage Controlled Crystal Oscillator
Pin Information
Table 1. Pin Function
Pin
Symbol
1
1
2 (5)
3
4
1
5 (2)
6
V
C
N.C.
GND
Output
Tri-State
V
DD
Function
VCXO Control Voltage
No User Connection
Case Ground
VCXO Output
TTL Low to Disable Output. TTL High or Float to Enable Output.
Power Supply Voltage (3.0 V
±10%,
3.3 V
±10%
or 5.0 V
±10%)
6
5
4
TOP VIEW
1
2
3
1. Alternate pin configuration for tri-state control on pin2. Alternate configuration is indicated by the last letter of the code “D” as indicated in table 6.
Performance Characteristics
Table 2. Electrical Performance
Parameter
Supply Voltage
1
Symbol
V
DD
I
DD
Minimum
0.9* V
DD
Typical
V
DD
Maximum
1.1* V
DD
Units
V
mA
V
Supply Current
Output Voltage Levels
Output High
Output Low
Transition times
Rise Time
Fall Time
Duty Cycle
3
4
2
2
10 mA + 0.25 mA/MHz Typical
0.8*V
DD
0.1* V
DD
5.0
5.0
45
183E-6
50
55
155.52
V
OH
V
OL
T
R
T
F
D
f
0
APR
V
C
V
0
I
C
5
V
ns
ns
%
MHz
ppm
V
V
µA
kHz
ppm/V
dBc/Hz
Nominal Output Frequency
Absolute Pull Range
Control Voltage
Center Voltage
See Part Numbering and APR Section
0
V
DD
Please Contact VTI for Details
-1
10
150
Contact VTI for Phase Noise Specifications
1
Leakage Current of Control Input
Control Voltage Bandwidth (-3 dB, V
C
=0.5*V
DD
)
Gain Slope @ V
0
Phase Noise
BW
∆f/∆V
C
φ
N
1. A 0.1
µF
low frequency tantalum bypass capacitor in parallel with a 0.01
µF
high frequency ceramic capacitor is recommended.
2. Figure 1 defines these parameters. Figure 2 illustrates the equivalent 5-gate TTL load and operating conditions under which these parameters are specified and tested.
3. Duty cycle is defined as (on time÷period), with V
S
= 1.4 for TTL or V
S
= 2.5 V for CMOS, per Figure 1.
4. Other frequencies may be available, please contact factory with your special requirements.
5. Wider bandwidth versions are available, please contact VTI for details.
T
V
T
F
R
I
D D
OH
650
Ω
6
2
5
3
V
V
S
V
DD
OL
+
-
.
1
µ
F
. 0 1
µ
F
I
C
V
C
1
4
15pF
1.8k
On Time
0V
Period
+
-
Figure 1. Output Waveform
Figure 2. Output Test Conditions (25±5°C)
±
A J-Type VCXO with an APR of +/-50 ppm will track a +/-50
ppm reference source over all operating conditions. The
same device will typically demonstrate a Total Pull
capability of 150 to 350 ppm.
Absolute Pull Range (APR) is
specified by the fourth character of the product code in Table
6.
Please contact VTI for the APR Application Note.
Absolute Pull Range (APR) Specification
The frequency deviation of the J-Type VCXO is specified in
terms of Absolute Pull Range (APR). APR provides the user
with a guaranteed specification for minimum available
frequency deviation over all operating conditions. Operating
conditions include operating temperature range, power supply
variation, differences in output loading and changes due to
aging.
Oscillator Aging
Quartz stabilized oscillators typically exhibit a small shift in
output frequency during aging. The major factors which lead to
this shift are changes in the mechanical stress on the crystal
and mass-loading of foreign material on the crystal.
[i=s] This post was last edited by xld0932 on 2019-4-26 21:23 [/i] [size=3] The GD32E231 series chips are MCUs based on the ARM Cortex-M23 core designed based on the ARMv8-M baseline architecture. In ...
For beginners, what are the most basic files that are usually needed to build an ads 2440 project? (After adding these files, all common functions can be realized: including interrupts, uart, ad conve...
[url=http://xilinx.eetrend.com/news/10909]Original address[/url] [align=left][color=rgb(46, 46, 46)][font=微软雅黑, "][color=#FF8000]Author: Steve Trimberger, Xilinx, Fellow of the Institute of Electrical...
PS: Why can't a low impedance load be driven in a high current output circuit?Isn't it possible to drive it with a very large current?(Excerpt from "Transistor Circuit Design")...
Job Responsibilities:
1. Develop a test plan, including the time and resource allocation for testing work;2. Test requirement design, determine the test scope, test objectives, test methods, etc.;3. T...
Security, this concept has been introduced to China for more than ten years. In the past ten years, the security industry in China has made great progress. From relying on imports at the beginning to ...
GD32 MCU
京公网安备 11010802033920号
EEWORLD
