BU-61703G3-292Q datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61703G3-292Q

BU-61703G3-292Q: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, CERAMIC, QFP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size577KB，54 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61703G3-292Q Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, CERAMIC, QFP-72

BU-61703G3-292Q Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFP,
Contacts	72
Reach Compliance Code	compliant
Address bus width	5
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-G72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	4.346 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

Make sure the next

Card you purchase

has...

BU-61703/61705

Simple System RT (SSRT)

FEATURES

•

Complete Integrated Remote

Terminal Including:

Dual Low-Power 5V Only Transceiver

Complete RT Protocol Logic

•

Supports MIL-STD-1553A/B Notice 2,

STANAG-3838 RT, and

MIL-STD-1760 Stores Management

•

1.0 X 1.0 Inch, 72-pin Package

•

Choice of 5V or 3.3V Logic Power

•

Meets 1553A/McAir Response Time

Requirements

•

Internal FIFO for Burst Mode

Capability on Receive Data

DESCRIPTION

The BU-61703/5 Simple System RT (SSRT) MIL-STD-1553 terminals

provide a complete interface between a simple system and a MIL-

STD-1553 bus. These terminals integrate dual transceiver, protocol

logic, and a FIFO memory for received messages in a 1.0 inch square

ceramic package. The SSRT provides multi-protocol support of MIL-

STD-1553A/B, MIL-STD-1760, McAir, and STANAG-3838.

The SSRT's transceivers are completely monolithic, require only a

+5V supply, and consume low power. There are versions of the sim-

ple system RT available with transceivers trimmed for MIL-STD-1760

compliance, or compatible to McAir standards. As a means of further

reducing power consumption, the SSRT is available in versions with

its logic powered by +3.3V, or +5V. The SSRT can operate with a

choice of clock frequencies of 10, 12, 16, or 20 MHz.

The SSRT incorporates a built-in self-test (BIT). This BIT, which is

processed following power turn-on or after receipt of an Initiate self-

test mode command, provides a comprehensive test of the SSRT's

encoders, decoders, protocol, transmitter watchdog timer, and proto-

col. The SSRT also includes an auto-configuration feature.

The SSRT is ideal for stores and other simple systems that do not

require a microprocessor. To streamline the interface to simple sys-

tems, the SSRT includes an internal 32-word FIFO for received data

words. This serves to ensure that only complete, consistent blocks of

validated data words are transferred to a system.

•

16-bit DMA Interface

•

Auto Configuration Capability

•

Comprehensive Built-In Self-Test

•

Direct Interface to Simple

(Processorless) Systems

•

Selectable Input Clock:

10, 12, 16, or 20 MHz

FOR MORE INFORMATION CONTACT:

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7234

2000 Data Device Corporation

Recommended Resources

A crystal controlled local oscillator circuit diagram

frame memory circuit

Charging circuit with charging status indication

Refrigerator compressor air cooling heat dissipation protection circuit

555 simple electronic keyboard circuit (1)

Time distinction circuit multi-kick operation seven-segment display circuit

Transplantation of T9 input method (WinCE 5.0): Everyone, please stay. Download the T9IME file from the Internet and add it to the project. Add the following statements to platform.reg under \PLATFORM\EMULATOR\FILES: [HKEY_CURRENT_USER\Keyboard Lay...; strongli Embedded System

[Help] The microcontroller program does not seem to execute?: I am using 89C51 chip, EA is connected to +5V, there is 6M sine wave at XTAL2 end, there is 1M pulse (some burrs) at ALE end, and the reset signal is correct, but I feel that my program is never execu...; qqcxx83 MCU

About Weikun Oscilloscope: Has anyone worked on the second version of Weikun Oscilloscope? There is a frequency measurement program in it, in which there is a variable called PIO_FREQ_OK_BASE. Why can't this value be 0 when I d...; liu554802016 DIY/Open Source Hardware

Urgent. Waiting online: How to add LCD_Matrix.h to MSP430F5529...; HI唐辉 Electronics Design Contest

POWER MANAGEMENT SETUP Power Management Setup: The CPU performs various settings management of BIOS energy saving. Enable: Start using the energy saving function mode, main functions:◎Control the CPU energy saving time and work clock management ◎C...; zbz0529 Power technology

FPGA R&D and design related specifications (very practical in enterprises): [size=14px] Hello everyone! It's time for daily learning again. Today we will talk about the design specifications for FPGA development, from documentation to project establishment, etc. You may learn...; 大辉哥0614 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components