D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
CS5501
CS5501
CS5503
CS5503
16 &
16- & 20-bit A/D Converters
Non-aliasing,
20-Bit A/D Converter
Features
I
Monolithic CMOS ADC with Filtering
-
6-pole, Low-pass Gaussian Filter
Description
The CS5501 and CS5503 are CMOS A/D converters
ideal for measuring low-frequency signals representing
physical, chemical, and biological processes. They uti-
lize charge-balance techniques to achieve 16-bit
(CS5501) and 20-bit (CS5503) performance with up to 4
kSps word rates.
The converters continuously sample at a rate set by the
user in the form of either a CMOS clock or a crystal. On-
chip digital filtering processes the data and updates the
output register at up to a 4 kSps rate. The converters' low-
pass, 6-pole Gaussian response filter is designed to al-
low corner frequency settings from 0.1 Hz to 10 Hz in the
CS5501 and 0.5 Hz to 10 Hz in the CS5503. Thus, each
converter rejects 50 Hz and 60 Hz line frequencies as
well as any noise at spurious frequencies.
The CS5501 and CS5503 include on-chip self-calibra-
tion circuitry which can be initiated at any time or
temperature to insure offset and full-scale errors of typi-
cally less than 1/2 LSB for the CS5501 and less than
4 LSB for the CS5503. The devices can also be applied
in system calibration schemes to null offset and gain er-
rors in the input channel.
Each device's serial port offers two general purpose
modes of operation for direct interface to shift registers
or synchronous serial ports of industry-standard micro-
controllers. In addition, the CS5501's serial port offers a
third, UART-compatible mode of asynchronous
communication.
ORDERING INFORMATION
See page 33.
Up to 4 kHz Output Word Rates
-
On Chip Self-calibration Circuitry
-
Linearity Error: ±0.0003%
-
Differential Nonlinearity:
CS5501: 16-bit, No Missing Codes
(DNL ±1/8 LSB)
CS5503: 20-bit, No Missing Codes
System Calibration Capability
Flexible Serial Communications Port
-
Microcontroller-compatible Formats
-
3-state Data and Clock Outputs
-
UART Format (CS5501 only)
Pin-selectable Unipolar/Bipolar Ranges
Low Power Consumption: 25 mW
-
10 µW Sleep Mode for Portable Applications
I
BP/UP SLEEP
SC1
SC2
CS5501
12
CS5503
BP/UPSLEEP
12
11
VREF
10
9
VREF
10
9
AIN
AIN
AGND
DGND
8
AGND 8
5
DGND 5
SC1
4
SC2
17
4
Calibration
Calibration
13
Calibration
Calibration
SRAM
Microcontroller
Microcontroller
SRAM
14
Charge-balanced A/D Converter
Charge-Balanced A/D Converter
7
Analog
6-pole Gaussian
Low-pass Digital
Analog
Modulator
6-Pole Gaussian
Filter
15
Modulator
Low-Pass Digital Filter
6
11
13
CAL
14
VA+
CAL
VA+
7
VA-
VA-
VD+
15
VD+
VD-
6
VD-
20
SDATA
SDATA
Clock Generator
Serial Interface
Clock Generator Serial Interface Logic
Logic
3
2
18
18
1
2
3
16 1
16
19
CLKIN
CLKOUT
CLKOUTCLKIN DRDY
DRDY
MODESCLK
CS
CS MODE
20
19
SCLK
Cirrus Logic, Inc.
www.cirrus.com
http://www.cirrus.com
Copyright Cirrus Logic,
2005
Copyright
©
Cirrus Logic, Inc.
Inc. 2003
(All
(All Rights Reserved)
Rights Reserved)
SEP
‘05
AUG
‘04
DS31F4
DS31F5
1
CS5501 CS5503
CS5501/CS5503
VA+, VD+ = 5V;
VA-, VD- = -5V; VREF = 2.5V; CLKIN = 4.096MHz; Bipolar Mode; MODE = +5V; R
source
= 750Ω with a 1nF
to AGND at AIN (see Note 1); Digital Inputs: Logic 0 = GND; Logic 1 = VD+; unless otherwise specified.)
CS5501-A, B, C
Parameter*
Specified Temperature Range
Min
Typ
-40 to +85
-A, S
-B, T
-C
T
MIN
to T
MAX
(Note 2)
(Note 3)
(Note 2)
(Note 3)
(Note 2)
(Note 3)
(Note 2)
(Note 3)
-
-
-
-
-
-
-
-
-
-
-
-
-
0.0015
0.0007
0.0003
±1/8
±0.13
±1.2
±0.25
±4.2
±0.25
±2.1
±0.5
±0.6
1/10
0.003
0.0015
0.0012
±1/2
±0.5
-
±1
-
±1
-
±2
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
Min
CS5501-S, T
Typ
-55 to +125
-
0.0007
±1/8
±0.13
±2.3
±0.25
+3.0
-25.0
±0.25
+1.5
-12.5
±0.5
±1.2
1/10
0.003
0.0015
±1/2
±0.5
-
±1
-
±1
-
±2
-
-
Max
Units
°C
±%FS
±%FS
±%FS
LSB
16
LSB
16
LSB
16
LSB
16
LSB
16
LSB
16
LSB
16
LSB
16
LSB
16
LSBrms
CS5501 ANALOG CHARACTERISTICS
(T
A
= T
MIN
to T
MAX
;
Accuracy
Linearity Error
Differential Nonlinearity
Full Scale Error
Full Scale Drift
Unipolar Offset
Unipolar Offset Drift
Bipolar Offset
Bipolar Offset Drift
Bipolar Negative Full Scale Error
Bipolar Negative Full Scale Drift
Noise (Referred to Output)
Notes: 1. The AIN pin presents a very high input resistance at dc and a minor dynamic load which scales to the
master clock frequency. Both source resistance and shunt capacitance are therefore critical in
determining the CS5501’s source impedance requirements. For more information refer the text section
Analog Input Impedance Considerations.
2. Applies after calibration at the temperature of interest.
3. Total drift over the specified temperature range since calibration at power-up at 25°C (see Figure 11).
This is guaranteed by design and /or characterization. Recalibration at any temperature will remove
these errors.
µV
10
19
38
76
152
Unipolar Mode
Bipolar Mode
LSB’s
%FS ppm FS LSB’s
%FS ppm FS
0.26
0.50
1.00
2.00
4.00
0.0004
0.0008
0.0015
0.0030
0.0061
4
8
15
30
61
0.13
0.26
0.50
1.00
2.00
0.0002
0.0004
0.0008
0.0015
0.0030
2
4
8
15
30
CS5501 Unit Conversion Factors, VREF = 2.5V
* Refer to the Specification Definitions immediately following the Pin Description Section.
2
2
DS31F5
DS31F4
CS5501 CS5503
CS5501/CS5503
VA+, VD+ = 5V;
VA-, VD- = -5V; VREF = 2.5V; CLKIN = 4.096MHz; Bipolar Mode; MODE = +5V; R
source
= 750. with a 1nF
to AGND at AIN (see Note 1): unless otherwise specified.)
CS5503-A, B, C
Parameter*
Specified Temperature Range
Accuracy
Linearity Error
-A, S
-B, T
-C
T
MIN
to T
MAX
(Note 2)
(Note 3)
(Note 2)
(Note 3)
(Note 2)
(Note 3)
(Note 2)
(Note 3)
-
-
-
-
-
-
-
-
-
-
-
-
-
Min
Typ
-40 to +85
0.0015
0.0007
0.0003
20
±4
±19
±4
±67
±4
±34
±8
±10
1.6
0.003
0.0015
0.0012
-
±16
-
±16
-
±16
-
±32
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
Min
CS5503-S, T
Typ
-55 to +125
-
0.0007
20
±4
±37
±4
+48
-400
±4
+24
-200
±8
±20
1.6
0.003
TBD
-
±16
-
±16
-
±16
-
±32
-
-
Max
Units
°C
±%FS
±%FS
±%FS
CS5503 ANALOG CHARACTERISTICS
(T
A
= T
MIN
to T
MAX
;
Differential Nonlinearity
(Not Missing Codes)
Full Scale Error
Full Scale Error Drift
Unipolar Offset
Unipolar Offset Drift
Bipolar Offset
Bipolar Offset Drift
Bits
LSB
20
LSB
20
LSB
20
LSB
20
LSB
20
LSB
20
LSB
20
LSB
20
LSBrms
(20)
Bipolar Negative Full Scale Error
Bipolar Negative Full Scale Drift
Noise (Referred to Output)
.
V
Unipolar Mode
Bipolar Mode
%FS ppm Fs LSB’s
%FS ppm FS
LSB’s
0.13
0.26
0.50
1.00
2.00
0.0000119 0.12
0.0000238 0.24
0.0000477 0.47
0.0000954 0.95
0.0001907 1.91
0.596 0.25 0.0000238 0.24
1.192 0.50 0.0000477 0.47
2.384 1.00 0.0000954 0.95
4.768 2.00 0.0001907 1.91
9.537 4.000 0.0003814 3.81
CS5503 Unit Conversion Factors, VREF = 2.5V
* Refer to the Specification Definitions immediately following the Pin Description Section.
DS31F5
DS31F4
3
3
CS5501 CS5503
CS5501/CS5503
ANALOG CHARACTERISTICS
(Continued)
CS5501/3-A, B, C
Parameter*
Min
Typ
Max
Min
CS5501/3-S, T
Typ
Max
Units
Power Supplies
DC Power Supply Currents
IA+
IA-
ID+
ID-
Power Dissipation
SLEEP High
SLEEP Low
Power Supply Rejection
Positive Supplies
Negative Supplies
-
-
-
-
-
-
-
-
2
2
1
0.03
25
10
70
75
3.2
3.2
1.5
0.1
40
20
-
-
-
-
-
-
-
-
-
-
2
2
1
0.03
25
10
70
75
3.2
3.2
1.5
0.1
40
40
-
-
mA
mA
mA
mA
mW
µW
dB
dB
(Note 4)
(Note 4)
(Note 5)
Analog Input
Analog Input Range
Unipolar
Bipolar
Input Capacitance
DC Bias Current
(Note 1)
-
-
-
0 to +2.5
±2.5
20
1
VREF+0.1
VREF+0.1
-(VREF+0.1)
-
-
-
-
-
-
0 to +2.5
±2.5
20
1
VREF+0.1
VREF+0.1
-(VREF+0.1)
-
-
-
V
V
pF
nA
V
V
V
System Calibration Specifications
Positive Full Scale Calibration Range
Positive Full Scale Input Overrange
Negative Full Scale Input Overrange
Maximum Offset
Calibration Range
Unipolar Mode
Bipolar Mode
Input Span
(Notes 6, 7)
-(VREF +0.1)
-40%VREF to +40%VREF
(Note 8)
80%
VREF
2VREF
+0.2
-(VREF +0.1)
-40%VREF to +40%VREF
80%
VREF
2VREF
+0.2
V
V
V
Notes: 4. All outputs unloaded.
5. 0.1Hz to 10Hz. PSRR at 60 Hz will exceed 120 dB due to the benefit of the digital filter.
6. In unipolar mode the offset can have a negative value (-VREF) such that the unipolar mode can mimic
bipolar mode operation.
7. The specifications for Input Overrange and for Input Span apply additional constraints on the offset
calibration range.
8. For Unipolar mode, Input Span is the difference between full scale and zero scale. For Bipolar mode,
Input Span is the difference between positive and negative full scale points. When using less than
the maximum input span, the span range may be placed anywhere within the range of
±(VREF
+ 0.1).
Specifications are subject to change without notice.
4
4
DS31F5
DS31F4
京公网安备 11010802033920号
EEWORLD
