TSXPC603EMGU4ML datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSXPC603EMGU4ML

TSXPC603EMGU4ML: DescriptionRISC Microprocessor, 32-Bit, 120MHz, CMOS, CBGA255, 21 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255; CategoryThe embedded processor and controller Microcontrollers and processors; File Size632KB，38 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

TSXPC603EMGU4ML Overview

RISC Microprocessor, 32-Bit, 120MHz, CMOS, CBGA255, 21 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255

TSXPC603EMGU4ML Parametric

Parameter Name	Attribute value
Maker	Atmel (Microchip)
Parts packaging code	BGA
package instruction	BGA,
Contacts	255
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.67 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CBGA-B255
length	21 mm
low power mode	YES
Number of terminals	255
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	3.16 mm
speed	120 MHz
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	21 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC

Preview

Download Datasheet

View All

TSPC603E

PowerPC 603e™ RISC MICROPROCESSOR Family

PID6-603e Specification

DESCRIPTION

The PID6-603e implementation of PC603e (after named 603e)

is a low-power implementation of reduced instruction set com-

puter (RISC) microprocessors PowerPC™ family. The 603e

implements 32-bit effective addresses, integer data types of 8,

16 and 32 bits, and floating-point data types of 32 and 64 bits.

The 603e is a low-power 3.3-volt design and provides four soft-

ware controllable power-saving modes.

The 603e is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions

can execute out of order for increased performance ; however,

the 603e makes completion appear sequential. The 603e inte-

grates five execution units and is able to execute five instruc-

tions in parallel.

The 603e provides independent on-chip, 16-Kbyte, four-way

set-associative, physically addressed caches for instructions

and data and on-chip instruction and data memory manage-

ment units (MMUs). The MMUs contain 64-entry, two-way set-

associative, data and instruction translation lookaside buffers

that provide support for demand-paged virtual memory

address translation and variable-sized block translation.

The 603e has a selectable 32 or 64-bit data bus and a 32-bit

address bus. The 603e interface protocol allows multiple mas-

ters to complete for system resources through a central exter-

nal arbiter. The 603e supports single-beat and burst data

transfers for memory accesses, and supports memory-

mapped I/O.

The 603e uses an advanced, 3.3-V CMOS process technology

and maintains full interface compatibility with TTL devices.

The 603e integrates in system testability and debugging fea-

tures through JTAG boundary-scan capability.

CERQUAD 240

A suffix

CERQUAD 240

Ceramic Leaded Chip Carrier

MAIN FEATURES

2.4 SPECint95, 2.1 SPECfp95 @ 100 MHz (estimated)

Superscalar (3 instructions per clock peak).

Dual 16KB caches.

Selectable bus clock.

32-bit compatibility PowerPC implementation.

On chip debug support.

typical = 3.2 Watts (100 MHz), full operating conditions.

Nap, doze and sleep modes for power savings.

Branch folding.

64-bit data bus (32-bit data bus option).

4-Gbyte direct addressing range.

Pipelined single/double precision float unit.

IEEE 754 compatible FPU.

IEEE P 1149-1 test mode (JTAG/C0P).

int

max = 100/120/133 MHz.

bus

max = 66 MHz.

Compatible CMOS input

TTL Output.

G suffix

CBGA 255

Ceramic Ball Grid Array

SCREENING / QUALITY / PACKAGING

This product is manufactured in full compliance with :

MIL-STD-883 class B or According to TCS standards

Upscreenings based upon TCS standards

Full military temperature range (T

= -55°C, T

= +125°C)

Industrial temperature range (T

–

40°C, T

= +110°C)

= 3.3 V

5 %.

240 pin Cerquad or 255 pin CBGA packages

December1998

1/38

TSPC603E

A. GENERAL DESCRIPTION

Fetch

Unit

Completion

Unit

Dispatch

Unit

Branch

Unit

Integer

Unit

Gen

Reg

Unit

Gen

Re-

name

Load/

Store

Unit

Re-

name

Reg

File

Float

Unit

D MMU

16K Data Cache

I MMU

16K Inst. Cache

Bus Interface Unit

32b

address

System Bus

64b

data

Figure 1 : Block diagram

1. INTRODUCTION

The 603e is a low-power implementation of the PowerPC microprocessor family of reduced instruction set commuter (RISC) micro-

processors. The 603e implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer

data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC

architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in

nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management

mode that causes the functional units in the 603e to automatically enter a low-power mode when the functional units are idle without

affecting operational performance, software execution, or any external hardware.

The 603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute

out of order for increased performance ; however, the 603e makes completion appear sequential.

The 603 e integrates five execution units - an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store

unit (LSU) and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with

rapid execution times yield high efficiency and throughput for 603e-based systems. Most integer instructions execute in one clock

cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603e provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data

and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address

translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The

603e also supports block address translation through the use of two independent instruction and data block address translation (IBAT

and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT

translation takes priority.

The 603e has a selectable 32 - or 64-bit - data bus and a 32-bit address bus. The 603e interface protocol allows multiple masters to

compete for system resources through a central external arbiter. The 603e provides a three-state coherency protocol that supports

the exclusive, modified, and invalid cache states. This protocol as a compatible subset of the MESI (modified/exclusive/shared/in-

valid) four-state protocol and operates coherently in systems that contain four-state caches. The 603e supports single-beat and burst

data transfers for memory accesses, and supports memory-mapped I/O.

The 603e uses an advanced, 3.3 V CMOS process technology and maintains full interface compatibility with TTL devices.

3/38

Recommended Resources

Normally closed DC circuit controlled by optocoupler

Precision average circuit

LA4570 power amplifier circuit

Adjustable relay delay switching circuit

Variable duty cycle oscillator

Computer motherboard circuit diagram 815 3_41

Altium Designer Detailed Tutorial on Exporting Gerber Files: 1. Use Altium to open the PCB that needs to export the Gerber file;[size=0px]& P3 o* A, _, g {& o* i( R[/size] 2. Click "File"-"fabricatio Outputs" "Gerber Files"; 3. Select the "Layers" tab in the po...; 心仪 PCB Design

Where can I buy the touch sensing daughter card for the msp430 launchpad?: As the title says, I recently bought a LuaPad board for project development, which requires the touch function, but there is no corresponding touch-sensing daughter card (I don't want to use Hot Wheel...; LFlyming Microcontroller MCU

Dear monks, urgent: How can I combine three voice integrated circuits and trigger them with one trigger signal?...; yang211 FPGA/CPLD

XIP boot speed is not faster: My current XIP startup speed is about the same as NK startup speed, both are more than 20 seconds. I don't know what went wrong. I have changed config.bib, ce.bib, platform.reg. But the speed is not i...; liukui_86 Embedded System

T6963C application examples (1).: T6963C application examples (1)....; lorant Embedded System

lm3s embeds dynamic data into web pages: If you want to use a web page to control some operations, in addition to adding input fields to the web page for user input, you must also be able to dynamically update the web page data to reflect th...; mangoal Microcontroller MCU

Sungrow plans to build 3 GW PV inverter factory in India

International Solar Photovoltaic Network News: Chinese inverter company Sungrow announced that it will build a 3GW photovoltaic inverter manufacturing plant in Bangalore, the capital of Karnataka, ...[Details]
STM32F4 C++ package library EXTI

I have read the source code of mbed these days, and the interface encapsulation for upper-level application calls is quite good. The code quality is relatively high, the comments are also very detai...[Details]
stm32F4 time base timer (2)

After searching a lot of information, I finally understood the time base timer. I did not use any library functions but operated the registers directly. The following introduces the systick in STM32...[Details]
STM32 IoT TFTP file transfer

Remarks: Focus on IoT application development and share IoT technology experience. Software platform: IAR6.5 TCP/IP protocol stack: LWIP1.4.1 Hardware platform: STM32F103C8T6 wired communication ...[Details]
STM32 simple data transmission method and communication protocol (suitable for serial port and general bus)

introduction In the general project development process, two or more microcontrollers are often required to communicate to complete data transmission. For example, a quadcopter wirelessly transmits d...[Details]
Everyone is looking forward to Chinese chips

ZTE was punished, and Hou Weigui, who had already retired, had to come out of retirement again and run around to mediate. Let's follow the embedded editor to learn about the relevant content. ...[Details]
JinkoPower and China New Energy Investment Platform Signed a Strategic Cooperation Agreement

On April 18-19, 2018, at the "Second Distributed Photovoltaic Carnival" held in Hangzhou, Jinko Power and China New Energy Assets Investment, Financing and Trading Platform (hereinafter referred to as...[Details]
The war in the flash memory camp has begun, who will win in 2018!

Analysts have sorted out some interesting phenomena. Let's follow the embedded editor to learn about the relevant content. Huawei emerged as a star in the all- flash array sales ra...[Details]
IoT in Lighting: How sensors are creating demand for smart lighting systems?

Kevin Jensen ams Semiconductor Sensors and lighting expert. Let's learn more about the relevant content with the network communication editor. Everything is becoming "smart" these ...[Details]
GoodWe launches two smart photovoltaic inverters

Recently, Jiangsu GoodWe Power Technology Co., Ltd. ("GoodWe") unveiled two products of the SDT family, the 17kW smart photovoltaic inverter GW17KN-DT and the 20kW smart photovoltaic inverter GW20KN-D...[Details]
STM32 MCU (4) Independent watchdog experiment

/******************************************************************************* * * Software function: Independent watchdog experiment * *************************************************...[Details]
Solutions for controlling EMI noise in medical instruments

Today’s medical devices are filled with increasingly complex electronic devices that monitor, display, assist and warn patients. The latest generation of medical device electronic devices are smaller...[Details]
STM32 uses DMA to process ADC study notes! !

ADC: 1. The ADC module inside STM32 has three ADC1, ADC2, and ADC3, which are independent of each other, so synchronous sampling can be performed. 2ADC input clock must not exceed 14MHz, it is genera...[Details]
ASCII code and hexadecimal number conversion - 51 single chip microcomputer

Title: Use the table lookup method to convert a hexadecimal number into ASCII code. The input parameter is placed in the internal RAM 50H, and the output parameter is in R0. Requirements: Complete th...[Details]
Writing a 3-byte binary subtraction subroutine - Microcontroller Programming

An easy programming question for microcontrollers! Urgent, write a 3-byte binary subtraction subroutine. When using the main program to call multiple groups of data for debugging, two situations need...[Details]

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components