3-215311-6 datasheet, PDF - EEWORLD Datasheet

3-215311-6: Description72 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE, ROHS COMPLIANT; CategoryThe connector The connector; File Size115KB，1 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

3-215311-6 Overview

72 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	SIDE BY SIDE STACKABLE
body width	0.199 inch
subject depth	0.276 inch
body length	3.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	BELLOWED TYPE
DIN compliance	NO
Dielectric withstand voltage	750VAC V
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	215311
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	31u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.122 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	72
UL Flammability Code	94V-0
Base Number Matches	1

Application of Cadence's EDA Verification Tools in SOC Design: Verification is an extremely important part in ASIC and SOC design. Cadence's NC-Verilog simulator (and its earlier product Verilog-XL) is used to simulate digital logic circuits written in Verilog la...; mengzhong FPGA/CPLD

stm32 debugging in RAM: When debugging in RAM, I found that when using systick, it always died in the delay function, but after downloading flash, there was no problem. I don't know what's going on. I wonder if any hero know...; rosicky stm32/stm8

The Sate210-F learning development board wince/android user manual has been written, welcome to download and review: ...; gooogleman Embedded System

[EEWORLD Special] The Enmity Between SMIC and TSMC: [url=https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html]https://www.eeworld.com.cn/zhuanti/20091113foundry/20091113foundry.html[/url] Welcome to post and participate in the discus...; soso PCB Design

Stare at pictures to find inspiration: [i=s]This post was last edited by btty038 on 2020-8-23 14:08[/i]Source: Electronic Forest, Author: Teacher SuI wish you all a happy weekend!...; btty038 RF/Wirelessly

Wireless data transmission: [font=黑体][size=5] I am doing comprehensive design recently. I want to use a single-chip microcomputer to realize wireless data transmission. I want to use OOK modulation for the modulation part. I nee...; GDW439 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components