IDT71V67702S75BG datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V67702S75BG

IDT71V67702S75BG: DescriptionCache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119; Categorystorage storage; File Size514KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V67702S75BG Overview

Cache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

IDT71V67702S75BG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	14 X 22 MM, PLASTIC, BGA-119
Contacts	119
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
Other features	FLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)	117 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum standby current	0.05 A
Minimum standby current	3.14 V
Maximum slew rate	0.265 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

256K X 36, 512K X 18

IDT71V67702

3.3V Synchronous SRAMs

IDT71V67902

2.5V I/O, Burst Counter

Flow-Through Outputs, Single Cycle Deselect

Features

256K x 36, 512K x 18 memory configurations

Supports fast access times:

– 7.5ns up to 117MHz clock frequency

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA).

Description

The IDT71V67702/7902 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67702/7902 SRAMs contain write,

data, address and control registers. There are no registers in the data

output path (flow-through architecture). Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67702/7902 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V67702/7902 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5317 tbl 01

NOTE:

and

are not applicable for the IDT71V67902.

APRIL 2003

DSC-5317/07

Recommended Resources

Road ice alarm circuit diagram

Current transformer multi-function protection circuit b

Vacuum fluorescent display circuit diagram

Negative regulated power supply circuit diagram using op amp

Application circuit of servo linear accelerometer

15V power supply circuit diagram with good filtering effect

Please give me some guidance: UCSCTL0 = 0x0000; // Set lowest possible DCOx, MODx UCSCTL1 = DCORSEL_5; // DCO maximum frequency is 16MHz UCSCTL2 = FLLD_1 + 243; // Set DCO frequency to 8MHz Is there something wrong with the commen...; dageliu Microcontroller MCU

Newbie help: I just bought a xilinx spartan6 XC6SLX16 FPGA board, but I don't know how to learn it. Please give me some advice....; wanglinacoolmm FPGA/CPLD

Help: About developing real-time control systems for Windows: Now there is an application that is not real-time enough, and I want to add a real-time module under Windows! After searching for information, the current solution is to add a real-time driver module,...; hellomcu Embedded System

I would like to ask how many bits the ADC of this 6-axis ST has?: I didn't find a clear description in the specification, but the customer requires at least 14-bit ADC. Please advise, thank you. [img]data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAABRUAAAJ+CAIAAACijnAz...; ghost1325 MEMS sensors

Another Apple laptop caught fire in Japan: Apple implicated in "battery gate" incident, laptop fire accidents reappear in JapanOnline time: September 5, 2006According to a report by the Associated Press, Japanese authorities have confirmed tha...; 6294316 Talking

【GD32307E-START】+ driver display of digital tube display module: Recently, a digital tube display module was purchased for the needs of the project. It can display 8 digits at the same time and works in a serial-to-parallel conversion mode. Compared with convention...; jinglixixi Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components