TECHNICAL NOTE
General-purpose Operational Amplifier/Comparator
Low Voltage
CMOS Operational Amplifier
BU7261G,BU7261SG, BU7241G,BU7241SG,
BU7262F/FVM,BU7262S F/FVM, BU7242F/FVM,BU7242S F/FVM
●
Description
CMOS op-amp BU7261/BU7241 family and
BU7262/BU7242 family are input and output
full swing op-amp. These ICs integrate one
op-amp or two independent op-amps and phase
compensation capacitor on a single chip.
The features of these ICs are low operating supply
Voltage +1.8V to +5.5V(single supply) and low
supply current, extremely low input bias current.
High speed
Single
Dual
BU7261 G
(BU7261SG:105
℃
)
BU7262 F/FVM
(BU7262S F/FVM:105
℃
)
Low pow er
Single
Dual
BU7241 G
(BU7261SG:105
℃
)
BU7242 F/FVM
(BU7242S F/FVM:105
℃
)
●
Features
1)
2)
3)
4)
5)
6)
7)
Low operating supply voltage (＋1.8[V]½＋5.5[V])
＋1.8
[V] to＋5.5[V](single supply)
±0.9[V] to±2.75[V](split supply)
Input and Output full swing
Internal phase compensation
High slew rate(BU7261 family, BU7262 family)
Low supply current(BU7241 family, BU7242 family)
High large signal voltage gain
8)
9)
Internal ESD protection
Human body model (HBM) ±4000[V](Typ.)
Wide temperature range
－40[℃]
to＋85[℃]
(BU7261G,BU7262 family, BU7241G,BU7242 family)
－40[℃]
to＋105[℃]
(BU7261SG,BU7262S family, BU7241SG,BU7242S family)
●
Pin Assignments
IN+
1
VSS
2
IN-
3
+
-
5
VDD
OUT1
1
IN1-
2
IN1+
3
- +
+ -
CH2
CH1
8
VDD
7
OUT2
6
IN2-
5
IN2+
4
OUT
VSS
4
SSOP5
BU7261G
BU7261SG
BU7241G
BU7241SG
SOP8
BU7262F
BU7262SF
BU7242F
BU7242SF
MSOP8
BU7262FVM
BU7262SFVM
BU7242FVM
BU7242SFVM
2007. Octber
●
Absolute maximum rating（Ta=25[℃]）
Rating
Parameter
Supply Voltage
Differential Input Voltage(*1)
Input Common-mode voltage range
Operating Temperature
Storage Temperature
Maximum junction Temperature
Symbol
VDD-VSS
Vid
Vicm
Topr
Tstg
Tjmax
－40
to＋85
－55
to＋125
＋125
BU7261G，BU7262 F/FVM
BU7241G，BU7242 F/FVM
＋7
VDD－VSS
(VSS－0.3) to VDD＋0.3
－40
to＋105
BU7261SG，BU7262S F/FVM
BU7241SG，BU7242S F/FVM
Uni
V
V
V
℃
℃
℃
Note: Absolute maximum rating item indicates the condition which must not be exceeded.
Application of voltage in excess of absolute maximum rating or use out absoluted maximum rated temperature environment may cause deterioration of characteristics.
(*1) The voltage difference between inverting input and non-inverting input is the differential input voltage.
Then input terminal voltage is set to more then VEE.
●
Electrical characteristics
○BU7261
series, BU7262series (Unless otherwise specified VDD=+3[V], VSS=0[V], Ta=25[℃])
Parameter
Input offset voltage (*2)(*4)
Input offset Current (*2)
Input Bias Current (*2)
Supply current (*4)
High level output voltage
Low level output voltage
Large single voltage gain
Input common-mode voltage range
Common-mode rejection ratio
Power supply rejection ratio
Output source current (*3)
Output sink current (*3)
Slew rate
Gain bandwidth product
Phase margin
Total harmonic distortion
Channel separation
Symbol
Temperature
Range
25℃
Full range
25℃
25℃
25℃
Full range
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
Guaranteed limit
BU7261G
BU7262 F/FVM
BU7261SG
BU7262S F/FVM
Min.
Typ.
Max.
Min.
Typ.
Max.
-
-
-
-
-
-
VDD-0.1
-
70
0
45
60
4
5
-
-
-
-
-
1
-
1
1
250
-
-
-
95
-
60
80
10
12
1.1
2
50°
0.05
-
9
10
-
-
550
600
-
VSS+0.1
-
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
VDD-0.1
-
70
0
45
60
4
5
-
-
-
-
-
1
-
1
1
550
-
-
-
95
-
60
80
10
12
1.1
2
50°
0.05
100
9
10
-
-
1100
1200
-
VSS+0.1
-
3
-
-
-
-
-
-
-
-
-
Unit
Condition
Vio
Iio
Ib
IDD
VOH
VOL
AV
Vicm
CMRR
PSRR
IOH
IOL
SR
FT
θ
THD
CS
mV
pA
pA
µA
V
V
dB
V
dB
dB
mA
mA
V/µs
MHz
－
%
dB
VDD=1.8 to 5.5[V], VOUT=VDD/2
－
－
RL=∞ All Op-Amps
AV=0[dB],VIN=1.5[V]
RL=10[kΩ]
RL=10[kΩ]
RL=10[kΩ]
VDD-VSS=3[V]
－
－
VDD-0.4[V]
VSS+0.4[V]
CL=25[pF]
CL=25[pF], AV=40[dB]
CL=25[pF], AV=40[dB]
VOUT=1[Vp-p],f=1[kHz]
Av=40[dB]
(*2) Absolute value
(*3) Under the high temperature environment, consider the power dissipation of IC when selecting the output current.
When the terminal shot circuits are continuously output, the output current is reduced to climb to the temperature inside IC.
(*4) Full range： BU7261, BU7262：Ta=-40[℃] to +85[℃] BU7261S, BU7262S：Ta=-40[℃] to +105[℃]
●
Electrical characteristics
○BU7241
series, BU7242 series (Unless otherwise specified VDD=+3[V], VSS=0[V], Ta=25[℃])
Parameter
Input offset voltage (*5)(*7)
Input offset Current (*5)
Input Bias Current (*5)
Supply current (*7)
High level output voltage
Low level output voltage
Large single voltage gain
Input common-mode voltage range
Common-mode rejection ratio
Power supply rejection ratio
Output source current (*6)
Output sink current (*6)
Slew rate
Gain bandwidth product
Phase margin
Total harmonic distortion
Channel separation
Symbol
Temperature
Range
25℃
Full range
25℃
25℃
25℃
Full range
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
25℃
Guaranteed limit
BU7241G
BU7242F/FVM
BU7241SG
BU7242S F/FVM
Min.
Typ.
Max.
Min.
Typ.
Max.
-
-
-
-
-
-
VDD-0.1
-
70
0
45
60
4
5
-
-
-
-
-
1
-
1
1
70
-
-
-
95
-
60
80
10
12
0.4
0.9
50°
0.05
-
9
10
-
-
150
250
-
VSS+0.1
-
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
VDD-0.1
-
70
0
45
60
4
5
-
-
-
-
-
1
-
1
1
180
-
-
-
95
-
60
80
10
12
0.4
0.9
50°
0.05
100
9
10
-
-
360
600
-
VSS+0.1
-
3
-
-
-
-
-
-
-
-
-
Unit
Condition
Vio
Iio
Ib
IDD
VOH
VOL
AV
Vicm
CMRR
PSRR
IOH
IOL
SR
FT
θ
THD
CS
mV
pA
pA
µA
V
V
dB
V
dB
dB
mA
mA
V/µs
MHz
－
%
dB
VDD=1.8 to 5.5[V], VOUT=VDD/2
－
－
RL=∞ All Op-Amps
AV=0[dB],VIN=1.5[V]
RL=10[kΩ]
RL=10[kΩ]
RL=10[kΩ]
VDD-VSS=3[V]
－
－
VDD-0.4[V]
VSS+0.4[V]
CL=25[pF]
CL=25[pF], AV=40[dB]
CL=25[pF], AV=40[dB]
VOUT=1[Vp-p],f=1[kHz]
Av=40[dB]
(*5) Absolute value
(*6) Under the high temperature environment, consider the power dissipation of IC when selecting the output current.
When the terminal shot circuits are continuously output, the output current is reduced to climb to the temperature inside IC.
(*7) Full range： BU7241, BU7242：Ta=-40[℃] to +85[℃] BU7241S, BU7242S：Ta=-40[℃] to +105[℃]
2/16
●Example
of electrical characteristics
○BU7261
family
800
POWER DISSIPATION [mW] .
BU7261 family
BU7261 family
BU7261 family
800
POWER DISSIPATION [mW] .
1000
BU7261G
SUPPLY CURRENT [µA]
600
600
BU7261SG
800
600
85℃
105℃
400
400
400
25℃
200
200
200
-40℃
0
0
85
100
50
AMBIENT TEMPERATURE [℃]
0
150
0
105
50
100
AMBIENT TEMPERATURE [℃]
0
150
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
Fig.1
Derating curve
1000
BU7261 family
Fig.2
Derating curve
6
BU7261 family
Fig.3
Supply Current – Supply Voltage
8
BU7261 family
OUTPUT VOLTAGE HIGH [V]
SUPPLY CURRENT [µA]
105℃
OUTPUT VOLTAGE HIGH [V]
800
6
5.5V
4
85℃
600
3.0V
5.5V
25℃
-40℃
4
3.0V
1.8V
400
1.8V
2
2
200
0
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [
℃
]
120
0
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
0
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [
℃
]
120
Fig.4
Supply Current – Ambient Temperature
25
BU7261 family
Fig.5
Output Voltage High – Supply Voltage
(RL=10[kΩ])
20
BU7261 family
Fig.6
Output Voltage – Ambient Temperature
(RL=10[kΩ])
50
OUTPUT SOURCE CURRENT [mA]
-40℃
25℃
BU7261 family
OUTPUT VOLTAGE LOW [mV]
20
105℃
OUTPUT VOLTAGE LOW [mV]
15
5.5V
40
15
85℃
30
10
3.0V
10
25℃
-40℃
20
105℃
85℃
5
1.8V
5
10
0
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
0
-60
0
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
0
0.5
1
1.5
2
2.5
3
OUTPUT VOLTAGE [V]
Fig.7
Output Voltage – Supply Voltage
(RL=10[kΩ])
20
OUTPUT SOURCE CURRENT [mA]
5.5V
BU7261 family
Fig.8
Output Voltage Low – Ambient Temperature
(RL=10[kΩ])
80
BU7261 family
Fig.9
Output Source Current – Output Voltage
(VDD=3.0[V])
40
BU7261 family
OUTPUT SINK CURRENT [mA]
15
3.0V
60
25℃
-40℃
OUTPUT SINK CURRENT [mA]
30
5.5V
10
1.8V
40
85℃
20
3.0V
5
20
105℃
10
1.8V
0
-60
-30
0
30
60
90
120
AMBIENT TEMPERATURE [℃]
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
OUTPUT VOLTAGE [V]
0
-60
-30
0
30
60
90
120
AMBIENT TEMPERATURE [℃]
Fig.10
Output Source Current – Ambient Temperature
(VOUT=VDD-0.4[V])
Fig.11
Output Sink Current – Output Voltage
(VDD=3[V])
Fig.12
Output Sink Current – Ambient Temperature
(VOUT=VSS+0.4[V])
(*) The above date is ability value of sample, it is not guaranteed. BU7261G：－40[℃] to＋85[℃] BU7261SG：－40[℃] to＋105[℃]
3/16
○BU7261
family
10.0
7.5
INPUT OFFSET VOLTAGE [mV]
5.0
2.5
0.0
105℃
85℃
-40℃
25℃
BU7261 family
10.0
BU7261 family
15
INPUT OFFSET VOLTAGE [mV]
10
5
85℃
105℃
25℃
BU7261 family
INPUT OFFSET VOLTAGE [mV]
7.5
5.0
2.5
0.0
-2.5
-5.0
-7.5
-10.0
3.0V
1.8V
5.5V
0
-40℃
-2.5
-5.0
-7.5
-10.0
1
2
3
4
5
6
SUPPLY VOLTAGE [V]
-5
-10
-15
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
-1
0
1
2
3
INPUT VOLTAGE [V]
4
Fig.13
Input Offset Voltage – Supply Voltage
(Vicm=VDD, VOUT=1.5[V])
160
LARGE SIGNAL VOLTAGE GAIN [dB]
BU7261 family
Fig.14
Input Offset Voltage – Ambient Temperature
(Vicm=VDD, VOUT=1.5[V])
COMMON MODE REJECTION RATIO [dB]
160
LARGE SIGNALl VOLTAGE GAIN [dB]
BU7261 family
Fig.15
Input Offset Voltage – Input Voltage
(VDD=3[V])
120
100
105℃
BU7261 family
140
40℃
25℃
140
1.8V
80
60
120
85℃
105℃
120
5.5V
3.0V
85℃
100
100
-40℃
25℃
40
20
0
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
80
80
60
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
60
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
Fig.16
Large Signal Voltage Gain – Supply Voltage
120
100
5.5V
BU7261 family
Fig.17
Large Signal Voltage Gain – Ambient Temperature
120
100
80
60
40
20
0
-60
BU7261 family
Fig.18
Common Mode Rejection Ratio – Supply Voltage
(VDD=3[V])
5
BU7261 family
COMMON MODE REJECTION RATIO [dB]
POWER SUPPLY REJECTION RATIO [dB]
4
SLEW RATE L-H [V/µs]
5.5V
80
60
1.8V
3.0V
3
2
40
20
0
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
1
1.8V
3.0V
0
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [℃]
120
Fig.19
Common Mode Rejection Ratio
– Ambient Temperature
(VDD=3[V])
2.5
BU7261 family
Fig.20
Power Supply Rejection Ratio
– Ambient Temperature
100
BU7261 family
Fig.21
Slew Rate L-H – Ambient Temperature
200
2.0
SLEW RATE H-L [V/µs]
5.5V
80
Phase
GAIN[dB]
150
PHASE [deg]
1.5
60
Gain
40
100
1.0
3.0V
1.8V
0.5
20
50
0.0
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [
℃
]
120
0
1.E+00
1.E+02
1.E+04
1.E+06
0
1.E+08
FREQUENCY [Hz]
Fig.22
Slew Rate H-L – Ambient Temperature
Fig.23
Gain - Frequency
(*) The above date is ability value of sample, it is not guaranteed. BU7261G：－40[℃] to＋85[℃] BU7261SG：－40[℃] to＋105[℃]
4/16
○BU7262
family
1000
POWER DISSIPATION [mW] .
BU7262 family
1000
POWER DISSIPATION [mW] .
BU7262 family
2000
BU7262 family
800
BU7262F
BU7262FVM
SUPPLY CURRENT [µA]
800
BU7262SF
BU7262SFVM
1600
105℃
85℃
600
600
1200
400
400
800
25℃
200
200
400
-40℃
0
0
50
85
100
0
150
0
50
100
105
0
150
1
2
AMBIENT TEMPERATURE [
℃
]
AMBIENT TEMPERATURE [
℃
]
3
4
5
SUPPLY VOLTAGE [V]
6
Fig.1
Derating curve
1500
BU7262 family
Fig.2
Derating curve
8
BU7262 family
Fig.3
Supply Current – Supply Voltage
8
BU7262 family
OUTPUT VOLTAGE HIGH [V]
OUTPUT VOLTAGE HIGH [V]
1200
SUPPLY CURRENT [µA]
5.5V
3.0V
6
105℃
85℃
6
5.5V
900
4
25℃
-40℃
4
3.0V
1.8V
600
300
1.8V
2
2
0
-60
0
-30
0
30
60
90
AMBIENT TEMPERATURE [
℃
]
120
0
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
-60
-30
0
30
60
90
AMBIENT TEMPERATURE [
℃
]
120
Fig.4
Supply Current – Ambient Temperature
25
BU7262 family
Fig.5
Output Voltage High – Supply Voltage
(RL=10[kΩ])
20
OUTPUT VOLTAGE LOW [mV]
BU7262 family
Fig.6
Output Voltage High – Ambient Temperature
(RL=10[kΩ])
50
OUTPUT SOURCE CURRENT [mA]
-40℃
BU7262 family
OUTPUT VOLTAGE LOW [mV]
20
15
40
25℃
15
85℃
105℃
30
10
5.5V
1.8V
10
20
105℃
85℃
5
5
25℃
-40℃
3.0V
10
0
1
2
3
4
5
SUPPLY VOLTAGE [V]
6
0
-60
0
-30
0
30
60
90
120
0
0.5
1
1.5
2
2.5
3
AMBIENT TEMPERATURE [
℃
]
OUTPUT VOLTAGE [V]
Fig.7
Output Voltage Low – Supply Voltage
(RL=10[kΩ])
20
OUTPUT SOURCE CURRENT [mA]
5.5V
BU7262 family
Fig.8
Output Voltage Low – Ambient Temperature
(RL=10[kΩ])
80
-40℃
BU7262 family
Fig.9
Output Source Current – Output Voltage
(VDD=3.0[V])
40
OUTPUT SINK CURRENT [mA]
BU7262 family
OUTPUT SINK CURRENT [mA]
15
3.0V
60
25℃
30
5.5V
10
1.8V
40
20
3.0V
85℃
105℃
5
20
10
1.8V
0
-60
0
-30
0
30
60
90
120
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0
-60
-30
0
30
60
90
120
AMBIENT TEMPERATURE [℃]
OUTPUT VOLTAGE [V]
AMBIENT TEMPERATURE[
℃
]
Fig.10
Output Source Current – Ambient Temperature
(VOUT=VDD-0.4V)
Fig.11
Output Sink Current-Output Voltage
(VDD=3[V])
Fig.12
Output Sink Current – Ambient Temperature
(VOUT=VSS+0.4[V])
(*) The above date is ability value of sample, it is not guaranteed. BU7262 F/FVM：－40[℃] to＋85[℃]
BU7262S F/FVM：－40[℃] to＋105[℃]
5/16
京公网安备 11010802033920号
EEWORLD
