AT25256AW-10SK-2.7C datasheet, PDF

Datasheet> All Categories > storage> storage> AT25256AW-10SK-2.7C

AT25256AW-10SK-2.7C: DescriptionEEPROM, 32KX8, Serial, PDSO8; Categorystorage storage; File Size194KB，18 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric Compare View All

AT25256AW-10SK-2.7C Overview

EEPROM, 32KX8, Serial, PDSO8

AT25256AW-10SK-2.7C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	0.209 INCH, EIAJ, PLASTIC, SOIC-8
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum clock frequency (fCLK)	2.1 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	5.29 mm
memory density	262144 bit
Memory IC Type	EEPROM
memory width	8
Humidity sensitivity level	1
Number of functions	1
Number of terminals	8
word count	32768 words
character code	32000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	32KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	2.16 mm
Serial bus type	SPI
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	5.24 mm
Maximum write cycle time (tWC)	10 ms

Preview

Download Datasheet

View All

Features

•

Serial Peripheral Interface (SPI) Compatible

•

Supports SPI Modes 0 (0,0) and 3 (1,1)

•

Medium-voltage and Standard-voltage Operation

•

– 5.0 (V

= 4.5V to 5.5V)

– 2.7 (V

= 2.7V to 5.5V)

3 MHz Clock Rate (5V)

64-byte Page Mode and Byte Write Operation

Block Write Protection

– Protect 1/4, 1/2, or Entire Array

Write Protect (WP) Pin and Write Disable Instructions for

both Hardware and Software Data Protection

Self-timed Write Cycle (5 ms Typical)

High-reliability

– Endurance: 100,000 Write Cycles

– Data Retention: >200 Years

8-lead PDIP, 8-lead JEDEC SOIC and 8-lead EIAJ SOIC Packages

SPI Serial

Automotive

EEPROMs

128K (16,384 x 8)

256K (32,768 x 8)

Description

The AT25128A/256A provides 131,072/262,144 bits of serial electrically-erasable pro-

grammable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits

each. The device is optimized for use in many industrial and commercial applications

where low-power and low-voltage operation are essential. The devices are available in

space saving 8-lead PDIP, 8-lead JEDEC SOIC and 8-lead EIAJ SOIC (AT25256A)

packages. In addition, the entire family is available in 5.0V (4.5V to 5.5V) and 2.7V

(2.7V to 5.5V) versions.

AT25128A

AT25256A

Preliminary

Pin Configurations

Pin Name

SCK

GND

VCC

HOLD

Function

Chip Select

Serial Data Clock

Serial Data Input

Serial Data Output

Ground

Power Supply

Write Protect

Suspends Serial Input

No Connect

Don't Connect

GND

VCC

HOLD

SCK

8-lead PDIP

GND

VCC

HOLD

SCK

8-lead SOIC

Rev. 3404A–SEEPR–10/03

AT25128A/256A [Preliminary]

Serial Interface

Description

MASTER:

The device that generates the serial clock.

SLAVE:

Because the Serial Clock pin (SCK) is always an input, the AT25128A/256A

always operates as a slave.

TRANSMITTER/RECEIVER:

The AT25128A/256A has separate pins designated for

data transmission (SO) and reception (SI).

MSB:

The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE:

After the device is selected with CS going low, the first byte will

be received. This byte contains the op-code that defines the operations to be performed.

INVALID OP-CODE:

If an invalid op-code is received, no data will be shifted into the

AT25128A/256A, and the serial output pin (SO) will remain in a high impedance state

un til the falling edge of CS is de tected a gain. This will reinitialize the serial

communication.

CHIP SELECT:

The AT25128A/256A is selected when the CS pin is low. When the

device is not selected, data will not be accepted via the SI pin, and the serial output pin

(SO) will remain in a high impedance state.

H OLD :

Th e H O LD p in is u se d in co n jun ctio n w it h the C S pin to s e le ct th e

AT25128A/256A. When the device is selected and a serial sequence is underway,

HOLD can be used to pause the serial communication with the master device without

resetting the serial sequence. To pause, the HOLD pin must be brought low while the

SCK pin is low. To resume serial communication, the HOLD pin is brought high while the

SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored

while the SO pin is in the high impedance state.

WRITE PROTECT:

The write protect pin (WP) will allow normal read/write operations

when held high. When the WP pin is brought low and WPEN bit is “1”, all write opera-

tions to the status register are inhibited. WP going low while CS is still low will interrupt a

write to the status register. If the internal write cycle has already been initiated, WP

going low will have no effect on any write operation to the status register. The WP pin

function is blocked when the WPEN bit in the status register is “0”. This will allow the

user to install the AT25128A/256A in a system with the WP pin tied to ground and still be

able to write to the status register. All WP pin functions are enabled when the WPEN bit

is set to “1”.

3404A–SEEPR–10/03

AT25256AW-10SK-2.7C Related Products

	AT25256AW-10SK-2.7C
Description	EEPROM, 32KX8, Serial, PDSO8
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	0.209 INCH, EIAJ, PLASTIC, SOIC-8
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum clock frequency (fCLK)	2.1 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	5.29 mm
memory density	262144 bit
Memory IC Type	EEPROM
memory width	8
Humidity sensitivity level	1
Number of functions	1
Number of terminals	8
word count	32768 words
character code	32000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	32KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	2.16 mm
Serial bus type	SPI
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	5.24 mm
Maximum write cycle time (tWC)	10 ms

Recommended Resources

One of the battery fast charging circuits

Hybrid power amplifier final circuit a

Microprocessor power supply circuit diagram using LT1587-3.45

500W light modulation circuit

High output voltage integrated regulated power supply composed of CW137

810 computer motherboard circuit diagram_34

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components