801-021FFPCCTBDNN-72 datasheet, PDF

Datasheet> All Categories > The connector> The connector> 801-021FFPCCTBDNN-72

801-021FFPCCTBDNN-72: DescriptionInterconnection Device; CategoryThe connector The connector; File Size445KB，8 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet Parametric View All

801-021FFPCCTBDNN-72 Overview

Interconnection Device

801-021FFPCCTBDNN-72 Parametric

Parameter Name	Attribute value
Maker	Glenair
Reach Compliance Code	compliant
Connector type	INTERCONNECTION DEVICE

Preview

Download Datasheet

View All

Series 80 “Mighty Mouse”

ASAP Cordsets For Ethernet, IEEE 1394 and USB 2.0

ASAP Cordsets For High Speed Serial Data

Upgrade commercial high speed serial interconnects

mil spec performance. Glenair’s ASAP “Mighty Mouse”

cordsets are available for 100BASE-T, Gigabit Ethernet,

IEE 1394 and USB 2.0 applications.

These cordsets combine aerospace-grade data cables

with Series 80 “Mighty Mouse” harsh environment

connectors for maximum performance and minimum

size.

FEP jackets

meet FAA flammability requirements. Or,

choose

low smoke/ zero halogen polyurethane jackets

for mass transit or shipboard applications.

100BASE-T Cordset With 4 Pin Series 800

Connector

Three Strain Relief Options

– Overmolded, threaded

backshell or heatshrink boots.

HOW TO ORDER CORDSETS

Step 1: Select the Connector Series

Table1 lists the six types of Series 80 connectors. For more information on selecting

a connector, please refer to the connector selection chart in the Introduction.

Step 2: Select the Cable

Table 2 contains speciﬁcations for standard data cables. The cable type also

determines the connector layout.

4 pin connectors are used for 4 wire cables,

and tem pin connectors are used for 8 wire cocables.

Step 3: Select a Cable Jacket

Table 3 shows available jacket options. Choose FEP ﬂourocarbon jackets

for airframe and avionics applications, or choose low smoke/zero halogen

polyurethane jackets for soldier systems, vehicles, and transit systems.

Step 4: Select a Cable-To-Connector Interface

Table 3 provides three ways to attach the cable to the connector:

1. Polyamide boot, overmolded with ﬂexible strain relief

2. Aluminum backshell, shielded, watertight a nd removable

3. Heat-shrink boot, low smoke/ zero halogen

Step 5: Select a Connector Conﬁguration

Table 1 shows connector codes for specifying plug versus receptacle and pin

versus socket contacts. Add a plating code, keying option and length.

CAGE Code 06324/0CA77

Printed in U.S.A.

GLENAIR, INC. • 1211 AIR WAY • GLENDALE, CA 91201-2497 • 818-247-6000 • FAX 818-500-9912

www.glenair.com

J-1

E-Mail: sales@glenair.com

Recommended Resources

Output voltage fine adjustment DC-DC converter circuit diagram (b)

two-wire tone encoder

LVDT signal conditioning circuit

Circuit diagram for detecting vibration

Circuit diagram with working principle of current control

Power amplifier interface circuit

Circuit-level electrostatic protection design techniques and ESD protection methods: The theoretical research on electrostatic discharge (ESD) is already quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by pred...; okhxyyo Power technology

Telecom responds to cable killer accusation: all reports are subject to the power authority report: [b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...; lopopo Talking

A simple question: Have 21ic and ee become one?: [i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....; 鑫海宝贝 Integrated technical exchanges

FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release: 1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...; eeleader FPGA/CPLD

The maximum baud rate of a standard serial port is 115200, but my USB device needs a baud rate of 230400 after being virtualized as a serial port. How can I solve this problem in the program?: As the title says, please help me! Thank you very much!...; dltskp Embedded System

TV hardware problems: The TV restarts after I open QQ video. Also, the CPU temperature is very unstable, sometimes it can reach 80 or 90 degrees, sometimes 60 or 70 degrees. What is the reason? Urgent! ! !...; Prefer Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components