BD-A305NE-A datasheet, PDF - EEWORLD Datasheet

BD-A305NE-A: DescriptionSmart/Normal 7 Seg Numeric LED Display, Bright Red, 7.62mm, DD-03, 16 PIN; CategoryLED optoelectronic/LED photoelectric; File Size232KB，2 Pages; ManufacturerBRIGHT; Websitehttp://www.brightled.co.kr/

Download Datasheet Parametric View All

BD-A305NE-A Overview

Smart/Normal 7 Seg Numeric LED Display, Bright Red, 7.62mm, DD-03, 16 PIN

Parameter Name	Attribute value
Maker	BRIGHT
package instruction	DD-03, 16 PIN
Reach Compliance Code	unknown
color	BRIGHT RED
Configuration	COMMON ANODE, 2 DIGITS
Display height	7.62 mm
Maximum forward current	0.015 A
Number of functions	2
Optoelectronic device types	SMART/NORMAL 7 SEG NUMERIC LED DISPLAY

Dual Digit LED Displays

BD-A/C, BD-E/F Series

7-segment

AMERICAN BRIGHT

140

w w w. a m e r i c a n b r i g h t l e d . c o m

A novice begging the master to help me solve my doubts! ! Thanks to ING: I am a computer enthusiast, but I know nothing about electricity. I hope that the great moderator can give me some guidance. My goal is to understand the motherboard and repair computers. Because I am...; bobolongbao Analog electronics

The National Electronics Design Competition starts today!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:29[/i] [size=6][color=magenta]I hope all the students who are participating in the National Electronic Design Competition today will do their...; lk972105 Electronics Design Contest

Very frustrating question, thank you for your help, give points immediately!!!: The interrupt service routine (ISR) of VxWorks runs in a specific space. Unlike general tasks, the interrupt service routine has no task context and does not contain a task control block. All interrup...; gongjin618 Embedded System

C51 and AVR learning: Fans who are learning avr, please come in...; gongjian2100 MCU

Problems encountered when simulating Xilinx Cordic IP core: C_SHIFT_RAM_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_ADDSUB_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_MUX_BIT_V7_0 # Loading D:\X\ISE\verilog\mti_se\unisims_ver.LUT4...; uestcyanglin FPGA/CPLD

There is a symbol I don't understand in the calculation formula for the op amp circuit!: What does the “(D)10” in the picture mean?...; kevinyuhui 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components