EEWORLDEEWORLDEEWORLD

Part Number

Search

PH28F320W30BD70

Description
Flash, 2MX16, 70ns, PBGA56, 0.75 MM PITCH, LEAD FREE, VFBGA-56
Categorystorage    storage   
File Size960KB,104 Pages
ManufacturerNumonyx ( Micron )
Websitehttps://www.micron.com
Environmental Compliance
Download Datasheet Parametric View All

PH28F320W30BD70 Overview

Flash, 2MX16, 70ns, PBGA56, 0.75 MM PITCH, LEAD FREE, VFBGA-56

PH28F320W30BD70 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionVFBGA, BGA56,7X8,30
Contacts56
Reach Compliance Codeunknow
ECCN code3A991.B.1.A
Maximum access time70 ns
Other featuresSYNCHRONOUS BURST MODE OPERATION ALSO POSSIBLE
startup blockBOTTOM
command user interfaceYES
Universal Flash InterfaceYES
Data pollingNO
JESD-30 codeR-PBGA-B56
JESD-609 codee1
length9 mm
memory density33554432 bi
Memory IC TypeFLASH
memory width16
Number of functions1
Number of departments/size8,63
Number of terminals56
word count2097152 words
character code2000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2MX16
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Encapsulate equivalent codeBGA56,7X8,30
Package shapeRECTANGULAR
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
page size4 words
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply1.8,3 V
Programming voltage1.8 V
Certification statusNot Qualified
Maximum seat height1 mm
Department size4K,32K
Maximum standby current0.00005 A
Maximum slew rate0.022 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch0.75 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
switch bitNO
typeNOR TYPE
width7.7 mm
Base Number Matches1
Intel
®
Wireless Flash Memory (W30)
28F640W30, 28F320W30, 28F128W30
Datasheet
Product Features
High Performance Read-While-Write/Erase
— Burst Frequency at 40 MHz
— 70 ns Initial Access Speed
— 25 ns Page-Mode Read Speed
— 20 ns Burst-Mode Read Speed
— Burst-Mode and Page-Mode in All Blocks
and across All Partition Boundaries
— Burst Suspend Feature
— Enhanced Factory Programming:
3.5 µs per Word Program Time
— Programmable WAIT Signal Polarity
Flash Power
— V
CC
= 1.70 V – 1.90 V
— V
CCQ
= 2.20 V – 3.30 V
— Standby Current (130 nm) = 8 µA (typ.)
— Read Current = 7 mA
(4 word burst, typical)
Flash Software
— 5 µs/9 µs (typ.) Program/Erase Suspend
Latency Time
— Intel
®
Flash Data Integrator (FDI) and
Common Flash Interface (CFI) Compatible
Quality and Reliability
— Operating Temperature:
–40 °C to +85 °C
— 100K Minimum Erase Cycles
— 130 nm ETOX™ VIII Process
— 180 nm ETOX™ VII Process
Flash Architecture
— Multiple 4-Mbit Partitions
— Dual Operation: RWW or RWE
— Parameter Block Size = 4-Kword
— Main block size = 32-Kword
— Top or Bottom Parameter Blocks
Flash Security
— 128-bit Protection Register: 64 Unique
Device Identifier Bits; 64 User OTP
Protection Register Bits
— Absolute Write Protection with V
PP
at
Ground
— Program and Erase Lockout during Power
Transitions
— Individual and Instantaneous Block
Locking/Unlocking with Lock-Down
Density and Packaging
— 130 nm: 32Mb, 64Mb, and 128Mb in VF
BGA Package; 64Mb, 128Mb in QUAD+
Package
— 180 nm: 32Mb and 128Mb Densities in VF
BGA Package; 64Mb Density in µBGA*
Package
— 56 Active Ball Matrix, 0.75 mm Ball-Pitch
— 16-bit Data Bus
The Intel
®
Wireless Flash Memory (W30) device combines state-of-the-art Intel
®
Flash technology to
provide a versatile memory solution for high performance, low power, board constraint memory
applications. The
W30 flash memory device
offers a multi-partition, dual-operation flash architecture
that enables the flash device to read from one partition while programming or erasing in another partition.
This Read-While-Write or Read-While-Erase capability makes it possible to achieve higher data
throughput rates compared to single partition devices. Two processors can interleave code execution,
because program and erase operations can now occur as background processes.
The
W30 flash memory device
incorporates an Enhanced Factory Programming (EFP) mode to improve
12 V factory programming performance. This feature helps eliminate manufacturing bottlenecks associated
with programming high-density flash memory devices. The EFP program time is 3.5 µs per word,
compared to the standard factory program time of 8.0 µs per word, so EFP mode saves significant factory
programming time for improved factory efficiency.
The
W30 flash memory device
also includes block lock-down and programmable WAIT signal polarity,
and is supported by an array of software tools.
Notice:
This document contains information on new products in production. The specifications
are subject to change without notice. Verify with your local Intel sales office that you have the
latest datasheet before finalizing a design.
Order Number: 290702, Revision: 011
June 2005
Recruitment/part-time instrumentation R&D supervisor or hardware R&D supervisor
[backcolor=rgb(239, 245, 249)][size=14px]1. Self-introduction: We are a company in Wuhan, founded in July 2010, and our address is near Hongshan Square in Wuchang District (our office is a little smal...
hbdown Recruitment
What is the lifting principle of the computer chair? What should I do if it cannot be raised after being lowered?
What is the lifting principle of a computer chair? What should I do if it cannot be raised after it is lowered? Can anyone dissect its internal structure? [font=宋体][size=10.5pt][color=#000000]...
dontium Talking
Unable to perform JTAG emulation
I have already pinned it out, the voltage is 3.25V, the target chip is TMS320F28069, there is no EMU0, EMU1 pin, an error occurs.[[i] This post was last edited by cl17726 on 2013-6-29 13:45[/i]]...
cl17726 Microcontroller MCU
[FPGA entry to actual combat] Common Verilog skills (Part 1, Part 2) Source code & Q&A
[FPGA entry to actual combat] Verilog basic syntax, module writing, common Verilog skills (Part 1 and 2) Source code:If students do not understand the knowledge points in the video, they can ask quest...
laokai FPGA/CPLD
Regarding PWM gradient, please give me more advice
First of all, I would like to thank the moderator and all the experts for their guidance on the previous issue.Now, there is another problem: I want to make the red light dim and the blue light bright...
esobao MCU
Can Segger's Jlink be used to debug the LM3S9000 series?
Just as the title says....
438629087 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1004  1334  409  1839  2795  21  27  9  38  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号