EEWORLDEEWORLDEEWORLD

Part Number

Search

GT28F640W30BC70

Description
Flash, 4MX16, 70ns, PBGA56, 0.75 MM PITCH, BGA-56
Categorystorage    storage   
File Size1MB,98 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

GT28F640W30BC70 Overview

Flash, 4MX16, 70ns, PBGA56, 0.75 MM PITCH, BGA-56

GT28F640W30BC70 Parametric

Parameter NameAttribute value
Parts packaging codeBGA
package instruction0.75 MM PITCH, BGA-56
Contacts56
Reach Compliance Codeunknow
ECCN code3A991.B.1.A
Maximum access time70 ns
Other featuresSYNCHRONOUS BURST MODE OPERATION ALSO POSSIBLE
startup blockBOTTOM
command user interfaceYES
Universal Flash InterfaceYES
Data pollingNO
JESD-30 codeR-PBGA-B56
length9 mm
memory density67108864 bi
Memory IC TypeFLASH
memory width16
Number of functions1
Number of departments/size8,127
Number of terminals56
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4MX16
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Encapsulate equivalent codeBGA56,7X8,30
Package shapeRECTANGULAR
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
page size4 words
Parallel/SerialPARALLEL
power supply1.8,3 V
Programming voltage1.8 V
Certification statusNot Qualified
Maximum seat height1 mm
Department size4K,32K
Maximum standby current0.000005 A
Maximum slew rate0.04 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch0.75 mm
Terminal locationBOTTOM
switch bitNO
typeNOR TYPE
width7.7 mm
Base Number Matches1
Intel
®
Wireless Flash Memory (W30)
28F640W30, 28F320W30, 28F128W30
Datasheet
Product Features
High Performance Read-While-Write/Erase
Flash Architecture
— Burst Frequency at 40 MHz
— 70 ns Initial Access Speed
— 25 ns Page-Mode Read Speed
— 20 ns Burst-Mode Read Speed
— Burst- and Page-Mode in All Blocks and
across All Partition Boundaries
— Burst Suspend Feature
— Enhanced Factory Programming:
3.5 µs per Word Program Time
— Programmable WAIT Signal Polarity
Flash Power
— V
CC
= 1.70 V – 1.90 V
— V
CCQ
= 2.20 V – 3.30 V
— Standby Current (130 nm) = 8 µA (typ.)
— Read Current = 7 mA
(4 word burst, typ.)
Flash Software
— 5 µs/9 µs (typ.) Program/Erase Suspend
Latency Time
— Intel
®
Flash Data Integrator (FDI) and
Common Flash Interface (CFI) Compatible
Quality and Reliability
— Operating Temperature:
–40 °C to +85 °C
— 100K Minimum Erase Cycles
— 130 nm ETOX™ VIII Process
— 180 nm ETOX™ VII Process
— Multiple 4-Mbit Partitions
— Dual Operation: RWW or RWE
— Parameter Block Size = 4-Kword
— Main block size = 32-Kword
— Top and Bottom Parameter Devices
Flash Security
— 128-bit Protection Register: 64 Unique Device
Identifier Bits; 64 User OTP Protection
Register Bits
— Absolute Write Protection with V
PP
at Ground
— Program and Erase Lockout during Power
Transitions
— Individual and Instantaneous Block Locking/
Unlocking with Lock-Down
Density and Packaging
— 130 nm: 32Mb, 64Mb, and 128Mb in VF BGA
Package; 64Mb, 128Mb in QUAD+ Package
— 180 nm: 32Mb and 128Mb Densities in VF
BGA Package; 64Mb Density in µBGA*
Package
— 56 Active Ball Matrix, 0.75 mm Ball-Pitch
— 16-bit Data Bus
The Intel
®
Wireless Flash Memory (W30) device combines state-of-the-art Intel
®
Flash
technology to provide the most versatile memory solution for high performance, low power,
board constraint memory applications. The W30 device offers a multi-partition, dual-operation
flash architecture that enables the device to read from one partition while programming or
erasing in another partition. This Read-While-Write or Read-While-Erase capability makes it
possible to achieve higher data throughput rates as compared to single partition devices,
allowing two processors to interleave code execution because program and erase operations can
now occur as background processes.
The W30 device incorporates a new Enhanced Factory Programming (EFP) mode to improve 12
V factory programming performance. This new feature helps eliminate manufacturing
bottlenecks associated with programming high density flash devices. Compare the EFP program
time of 3.5 µs per word to the standard factory program time of 8.0 µs per word and save
significant factory programming time for improved factory efficiency.
Additionally, the W30 device includes block lock-down and programmable WAIT signal
polarity, and is supported by an array of software tools. All these features make this product a
perfect solution for any demanding memory application.
Notice:
This document contains information on new products in production. The specifications
are subject to change without notice. Verify with your local Intel sales office that you have the lat-
est datasheet before finalizing a design.
290702-010
December 2004
Why are CE debug zones always greyed out and unavailable?
Hello everyone! When I develop with VS.net2005+wince6, why can't CE debug zones be used? It is always grayed out. How can I activate it to make it available? Thank you!...
katrina Embedded System
Help: Communication problem between PXA270 and power chip 1586B!
I am debugging a PXA270 board. The power chip is MAX1586B. I communicate with 1586B through the I2C bus of the PXA270 power management module. Now I want to increase the main frequency of PXA270. I ch...
aideyuyan Embedded System
Ask for some questions about MTD2009J
I am currently working on using MTD2009J to drive stepper motors. I would like to ask the experts to give me some advice on the motor subdivision algorithm. It would be even better if you can provide ...
sands MCU
Guangzhou Ruizhen Electronics! Building a team! Sincerely seeking a chief engineer for long-term and stable cooperation!
[b]Hello everyone! My last name is Liu! Our company is located in Guangzhou. It is a very small company for the time being, but we have ideals and goals. We hope to make a name for ourselves and have ...
rickliu888 Recruitment
Quartus simulation software cannot be opened
When using quartus||13.1 for simulation, when opening Modelsim, the interface in the picture will appear. I don't know what's going on...
mantianxinghai FPGA/CPLD
Protel99se global editor is not easy to use, please help experts
Place three resistors with " Lib Ref " as "RES1 " in the editing area . Now change the names of these three resistors to 100k and the package names of the components to AXIAL0.3 . Take one of the resi...
tiger027 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1768  2758  65  259  2079  36  56  2  6  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号