LPC43S67JET100 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > LPC43S67JET100

Preview

LPC43S67JET100: DescriptionHigh performance 32-bit microcontroller based on Arm® Cortex®-M4/M0; File Size7MB，156 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Compare View All

LPC43S67JET100 Overview

High performance 32-bit microcontroller based on Arm® Cortex®-M4/M0

LPC43S67JET100 Preview

LPC43S6x

32-bit ARM Cortex-M4/M0 MCU; up to 1 MB flash and 154 kB

SRAM; Ethernet, two High-speed USB, LCD, EMC, AES engine

Rev. 1.3 — 13 January 2020

Product data sheet

1. General description

The LPC43S6x are ARM Cortex-M4 based microcontrollers for embedded applications

which include an ARM Cortex-M0 coprocessor and an ARM Cortex-M0 subsystem for

managing peripherals, up to 1 MB of flash and 154 kB of on-chip SRAM, 16 kB of

EEPROM memory, a quad SPI Flash Interface (SPIFI), advanced configurable

peripherals such as the SCTimer/PWM and the Serial General Purpose I/O (SGPIO)

interface, security features with AES engine, two High-speed USB controllers, Ethernet,

LCD, an external memory controller, and multiple digital and analog peripherals. The

LPC43S6x operate at CPU frequencies of up to 204 MHz.

The ARM Cortex-M4 is a 32-bit core that offers system enhancements such as low power

consumption, enhanced debug features, and a high level of support block integration. The

ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with

separate local instruction and data buses as well as a third bus for peripherals, and

includes an internal prefetch unit that supports speculative branching. The ARM

Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A

hardware floating-point processor is integrated into the core.

The LPC43S6x include an application ARM Cortex-M0 coprocessor and a second ARM

Cortex-M0 subsystem for managing the SGPIO and SPI peripherals.The ARM Cortex-M0

coprocessor is an energy-efficient and easy-to-use 32-bit core which is upward code- and

tool-compatible with the Cortex-M4 core. The Cortex-M0 coprocessor, designed as a

replacement for existing 8/16-bit microcontrollers, offers up to 204 MHz performance with

a simple instruction set and reduced code size. The Cortex-M0 coprocessor hardware

multiply is implemented as a 32-cycle iterative multiplier.

For additional documentation related to the LPC43Sxx parts, see

Section 17.

2. Features and benefits



Cortex-M4 Processor core



ARM Cortex-M4 processor (version r0p1), running at frequencies of up to

204 MHz.



Built-in Memory Protection Unit (MPU) supporting eight regions.



Built-in Nested Vectored Interrupt Controller (NVIC).



Hardware floating-point unit.



Non-maskable Interrupt (NMI) input.



JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four

watch points.



Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.

NXP Semiconductors

LPC43S6x

32-bit ARM Cortex-M4/M0 microcontroller





System tick timer.

Cortex-M0 Processor core



ARM Cortex-M0 co-processor (version r0p0) capable of off-loading the main ARM

Cortex-M4 application processor.



Running at frequencies of up to 204 MHz.



JTAG



Built-in NVIC.

Cortex-M0 subsystem



ARM Cortex-M0 coprocessor controlling the SPI and SGPIO residing on a

separate AHB multilayer matrix. Includes 2 kB + 16 kB of SRAM.



Running at frequencies of up to 204 MHz.



Connected via a core-to-core bridge to the main AHB multilayer matrix and the

main ARM Cortex-M4 processor.



JTAG and built-in NVIC.

On-chip memory



Up to 1 MB on-chip dual bank flash memory with flash accelerator.



16 kB on-chip EEPROM data memory.



154 kB SRAM for code and data use.



Multiple SRAM blocks with separate bus access. Two SRAM blocks can be

powered down individually.



64-bit of One-Time Programmable (OTP) memory for general-purpose use.



Two banks (256-bit total) of One-Time Programmable (OTP) memory for AES key

storage. One bank can store an encrypted key for decoding the boot image.

AES engine for encryption and decryption of the boot image and data with DMA

support and programmable via a ROM-based API.

Configurable digital peripherals



Serial GPIO (SGPIO) interface.



SCTimer/PWM subsystem on AHB.



Global Input Multiplexer Array (GIMA) allows to cross-connect multiple inputs and

outputs to event driven peripherals like the timers, SCTimer/PWM, and ADC0/1.

Serial interfaces



Quad SPI Flash Interface (SPIFI) with four lanes and up to 52 MB per second.



10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high

throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time

stamping (IEEE 1588-2008 v2).



One High-speed USB 2.0 Host/Device/OTG interface with DMA support and

on-chip high-speed PHY.



One High-speed USB 2.0 Host/Device interface with DMA support, on-chip

full-speed PHY and ULPI interface to external high-speed PHY.



USB interface electrical test software included in ROM USB stack.



One 550 UART with DMA support and full modem interface.



Three 550 USARTs with DMA and synchronous mode support and a smart card

interface conforming to ISO7816 specification. One USART with IrDA interface.



Up to two C_CAN 2.0B controllers with one channel each.



Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA

support.

All information provided in this document is subject to legal disclaimers.

LPC43S6X

Product data sheet

Rev. 1.3 — 13 January 2020

2 of 156

NXP Semiconductors

LPC43S6x

32-bit ARM Cortex-M4/M0 microcontroller





One SPI controller.



One Fast-mode Plus I

C-bus interface with monitor mode and with open-drain I/O

pins conforming to the full I

C-bus specification. Supports data rates of up to

1 Mbit/s.



One standard I

C-bus interface with monitor mode and with standard I/O pins.



Two I

S interfaces, each with DMA support and with one input and one output.

Digital peripherals



External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash,

and SDRAM devices.



LCD controller with DMA support and a programmable display resolution of up to

1024 H



768 V. Supports monochrome and color STN panels and TFT color

panels; supports 1/2/4/8 bpp Color Look-Up Table (CLUT) and 16/24-bit direct

pixel mapping.



Secure Digital Input Output (SD/MMC) card interface.



Eight-channel General-Purpose DMA controller can access all memories on the

AHB and all DMA-capable AHB slaves.



Up to 164 General-Purpose Input/Output (GPIO) pins with configurable

pull-up/pull-down resistors.



GPIO registers are located on the AHB for fast access. GPIO ports have DMA

support.



Up to eight GPIO pins can be selected from all GPIO pins as edge and level

sensitive interrupt sources.



Two GPIO group interrupt modules enable an interrupt based on a programmable

pattern of input states of a group of GPIO pins.



Four general-purpose timer/counters with capture and match capabilities.



One motor control Pulse Width Modulator (PWM) for three-phase motor control.



One Quadrature Encoder Interface (QEI).



Repetitive Interrupt timer (RI timer).



Windowed watchdog timer (WWDT).



Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes

of battery powered backup registers.



Alarm timer; can be battery powered.

Analog peripherals



One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.



Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s.

Up to eight input channels per ADC.

Unique ID for each device.

Clock generation unit



Crystal oscillator with an operating range of 1 MHz to 25 MHz.



12 MHz internal RC oscillator trimmed to 3 % accuracy over temperature and

voltage (1.5 % accuracy for T

amb

= 0 °C to 85 °C).



Ultra-low power Real-Time Clock (RTC) crystal oscillator.

LPC43S6X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 13 January 2020

3 of 156

NXP Semiconductors

LPC43S6x

32-bit ARM Cortex-M4/M0 microcontroller



Three PLLs allow CPU operation up to the maximum CPU rate without the need for

a high-frequency crystal. The second PLL can be used with the High-speed USB,

the third PLL can be used as audio PLL.



Clock output.



Power



Single 3.3 V (2.4 V to 3.6 V) power supply with on-chip DC-to-DC converter for the

core supply and the RTC power domain.



RTC power domain can be powered separately by a 3 V battery supply.



Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep

power-down.



Processor wake-up from Sleep mode via wake-up interrupts from various

peripherals.



Wake-up from Deep-sleep, Power-down, and Deep power-down modes via

external interrupts and interrupts generated by battery powered blocks in the RTC

power domain.



Brownout detect with four separate thresholds for interrupt and forced reset.



Power-On Reset (POR).



Available as LQFP208, LBGA256, or TFBGA100 packages.

3. Applications



Motor control

Power management

White goods

RFID readers



Embedded audio applications



Industrial automation



e-metering

LPC43S6X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 13 January 2020

4 of 156

NXP Semiconductors

LPC43S6x

32-bit ARM Cortex-M4/M0 microcontroller

4. Ordering information

Table 1.

Ordering information

Package

Name

LPC43S67JET256 LBGA256

LPC43S67JBD208 LQFP208

Description

Plastic low profile ball grid array package; 256 balls; body 17



1 mm

Plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm

Version

SOT740-2

SOT459-1

Type number

LPC43S67JET100 TFBGA100 Plastic thin fine-pitch ball grid array package; 100 balls; body 9 x 9 x 0.7 mm SOT926-1

4.1 Ordering options

Table 2.

Ordering options

USB0 (Host, Device, OTG)

ADC channels

Temperature range

[1]

USB1 (Host, Device)/

ULPI interface

Flash bank B

Type number

Flash bank A

Total SRAM

Flash total

Ethernet

LPC43S67JET256 1 MB

LPC43S67JBD208 1 MB

LPC43S67JET100 1 MB

[1]

J = -40 °C to +105 °C

512 kB

154 kB

yes

yes/yes yes

yes/no

yes

LPC43S6X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 13 January 2020

GPIO

164

142

5 of 156

PWM

LCD

QEI

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

LPC43S67JET100 Related Products

	LPC43S67JET100	LPC43S67JBD208	LPC43S67JET256	935306414551
Description	High performance 32-bit microcontroller based on Arm® Cortex®-M4/M0	High performance 32-bit microcontroller based on Arm® Cortex®-M4/M0	High performance 32-bit microcontroller based on Arm® Cortex®/M0	IC MCU 32BIT 1MB FLASH 256LBGA

Recommended Resources

Face recognition attendance machine interface circuit diagram

Small thyristor charger circuit 5

Guangri brand GR75-A-10 electronic hot water bottle circuit diagram

Pulsating constant current charging circuit diagram

Pulse edge selection circuit

Computer motherboard circuit diagram 815 4_43

DSP System Power Management Technology: In portable applications, low power consumption is a key differentiator, determining product size and operating time. For example, if you choose a portable DVD player as a distraction during a cross-o...; zbz0529 Power technology

Year-end summary: First taste of the coder's taste, mixed feelings in my heart: I came to my current company in December 2015. At that time, I had not graduated yet. I was recommended by the school to this company. Now it has been exactly one year. I became a regular employee in ...; 596937862 Talking

About the problem in microcomputer assembly: les bx,dword ptr es:[bx]: I saw the instruction description of les in some books, which said that the segment address is sent to es, and the offset address is sent to the destination register (bx). The addressing using the seg...; lixin811013 Embedded System

Recommend a WiFi wireless network card/Bluetooth module with more information: I have successfully written the usb, iic, spi and keyboard drivers on ce5. I think I can write the WiFi wireless network card/Bluetooth driver. Can you recommend a WiFi wireless network card/Bluetooth...; yangrui7202 Embedded System

[Home Smart Lighting Control and Indoor Environment Monitoring System] --10. Project Closing Post: [i=s]This post was last edited by a media student on 2021-7-17 18:12[/i]Home smart lighting control and indoor environment monitoring system0. IntroductionThis competition is another challenge to my b...; 传媒学子 onsemi and Avnet IoT Innovation Design Competition

TI graphics library transplantation advice: #define Canvas(sName, pParent, pNext, pChild, pDisplay, lX, lY, lWidth,lHeight, ulStyle, ulFillColor, ulOutlineColor, ulTextColor,pFont, pcText, pucImage, pfnOnPaint) \tCanvasWidget sName = CanvasStru...; 蓝雨夜 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components