LMC6042AIJ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> LMC6042AIJ

LMC6042AIJ: DescriptionCMOS Dual Micropower Operational Amplifier 8-CDIP; CategoryAnalog mixed-signal IC Amplifier circuit; File Size1MB，24 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Related ProductsFound4parts with similar functions to LMC6042AIJ

Stay tuned Parametric Compare

LMC6042AIJ Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LMC6042AIJ	-	-	View	Buy Now

LMC6042AIJ Overview

CMOS Dual Micropower Operational Amplifier 8-CDIP

LMC6042AIJ Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP8,.3
Contacts	8
Reach Compliance Code	_compli
ECCN code	EAR99
Factory Lead Time	1 week
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.000004 µA
Maximum bias current (IIB) at 25C	0.000004 µA
Minimum Common Mode Rejection Ratio	68 dB
Nominal Common Mode Rejection Ratio	75 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.000002 µA
Maximum input offset voltage	6300 µV
JESD-30 code	R-CDIP-T8
JESD-609 code	e0
length	10.16 mm
low-bias	YES
low-dissonance	NO
micropower	YES
Humidity sensitivity level	1
Number of functions	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power	NO
power supply	5/15 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	5.08 mm
minimum slew rate	0.01 V/us
Nominal slew rate	0.02 V/us
Maximum slew rate	0.051 mA
Supply voltage upper limit	16 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	100 kHz
Minimum voltage gain	60000
broadband	NO
width	7.62 mm

LMC6042AIJ Related Products

	LMC6042AIJ	LMC6042IN	LMC6042IM	LMC6042AIN	LMC6042AIM	LMC6042IMX
Description	CMOS Dual Micropower Operational Amplifier 8-CDIP	Operational Amplifiers - Op Amps CMOS Dual Micropower Operational Amplifier 8-PDIP -40 to 85	CMOS Dual Micropower Operational Amplifier 8-SOIC -40 to 85	Operational Amplifiers - Op Amps CMOS Dual Micropower Operational Amplifier 8-PDIP -40 to 85	CMOS Dual Micropower Operational Amplifier 8-SOIC -40 to 85	Operational Amplifiers - Op Amps CMOS Dual Micropower Operational Amplifier 8-SOIC -40 to 85
Parts packaging code	DIP	DIP	SOIC	DIP	SOIC	SOIC
package instruction	DIP, DIP8,.3	PLASTIC, DIP-8	SOP, SOP8,.25	DIP, DIP8,.3	SOIC-8	SOP, SOP8,.25
Contacts	8	8	8	8	8	8
Reach Compliance Code	_compli	_compli	_compli	_compli	_compli	_compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Nominal Common Mode Rejection Ratio	75 dB	75 dB	75 dB	75 dB	75 dB	75 dB
frequency compensation	YES	YES	YES	YES	YES	YES
Maximum input offset voltage	6300 µV	6000 µV	6000 µV	3000 µV	3000 µV	6000 µV
JESD-30 code	R-CDIP-T8	R-PDIP-T8	R-PDSO-G8	R-PDIP-T8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e0	e0	e0	e0	e0	e0
length	10.16 mm	9.8171 mm	4.9 mm	9.8171 mm	4.9 mm	4.9 mm
low-bias	YES	YES	YES	YES	YES	YES
low-dissonance	NO	NO	NO	NO	NO	NO
micropower	YES	YES	YES	YES	YES	YES
Humidity sensitivity level	1	1	1	1	1	1
Number of functions	2	2	2	2	2	2
Number of terminals	8	8	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	SOP	DIP	SOP	SOP
Encapsulate equivalent code	DIP8,.3	DIP8,.3	SOP8,.25	DIP8,.3	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
method of packing	TUBE	RAIL	RAIL	RAIL	TUBE	TAPE AND REEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	235	NOT SPECIFIED	235	235
power supply	5/15 V	5/15 V	5/15 V	5/15 V	5/15 V	5/15 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	5.08 mm	1.75 mm	5.08 mm	1.75 mm	1.75 mm
minimum slew rate	0.01 V/us	0.007 V/us	0.007 V/us	0.01 V/us	0.01 V/us	0.007 V/us
Nominal slew rate	0.02 V/us	0.02 V/us	0.02 V/us	0.02 V/us	0.02 V/us	0.02 V/us
Maximum slew rate	0.051 mA	65 mA	65 mA	51 mA	0.034 mA	65 mA
Supply voltage upper limit	16 V	16 V	16 V	16 V	16 V	16 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	NO	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	GULL WING	THROUGH-HOLE	GULL WING	GULL WING
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	100 kHz	100 kHz	100 kHz	100 kHz	100 kHz	100 kHz
Minimum voltage gain	60000	40000	40000	60000	60000	40000
width	7.62 mm	7.62 mm	3.9 mm	7.62 mm	3.91 mm	3.9 mm
Is it lead-free?	Lead free	Contains lead	-	Contains lead	-	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	-	incompatible
Maker	Texas Instruments	-	Texas Instruments	Texas Instruments	-	Texas Instruments
Factory Lead Time	1 week	-	1 week	1 week	1 week	-
Maximum average bias current (IIB)	0.000004 µA	-	0.000004 µA	-	2e-7 µA	0.000004 µA

Recommended Resources

Voltage regulator MAX722/723 circuit

Frequency phase comparator that can work up to 25MHZ

Planar gas discharge tube static drive circuit

Speed sensor AC photoelectric type and iron core eddy current circuit

Frequency multiplier counting circuit

Field output circuit: TDA3654

LMC6042AIJ Similar Products

Part Number	Manufacturer	Description
LMC6042AIN/NOPB	Texas Instruments(德州仪器)	增益带宽积（GBP）：100kHz 放大器组数：2 运放类型：General Purpose 各通道功耗：- 压摆率（SR）：0.02 V/us 电源电压：4.5V ~ 15.5V, ±2.25V ~ 7.75V 双路微功耗,20mV/?s
LMC6042AIN	National Semiconductor（TI ）	DUAL OP-AMP, 3000 uV OFFSET-MAX, 0.1 MHz BAND WIDTH, PDSO8
LMC6042AIN	Texas Instruments(德州仪器)	Operational Amplifiers - Op Amps CMOS Dual Micropower Operational Amplifier 8-PDIP -40 to 85
LMC6042AIN/NOPB	National Semiconductor（TI ）	IC DUAL OP-AMP, 3000 uV OFFSET-MAX, 0.1 MHz BAND WIDTH, PDIP8, PLASTIC, DIP-8, Operational Amplifier

F149, prevent the program from running off track, where to feed the dog program: F149, to prevent the program from running off track, where to feed the dog?Is it correct to write the watchdog like this?WDTCTL=WDT_ARST_1000; //1s timingIE1|=WDTIE; //Open watchdog timer interrupt...; 4027379 Microcontroller MCU

I would like to ask a question about the connection of 74HC14 NOT gate: At this time, the integrated chip is powered on (5V). If I connect pin 5 (input) to pin 10 (output) of another set of NOT gates, what voltage will it be? I tested it and found that the voltage is 2.7V...; 莫慌我拔枪 Analog electronics

Timer/Counter Mode Control Word: From the previous section, we have learned that the timer/counter in the microcontroller can have multiple uses, so how can I make them work for the purpose I need? This requires setting the timer/cou...; rain MCU

Discussion on the processing method of negative numbers in FPGA: FPGA programming generally involves timing design and other logic circuits, but if FPGA is used for data processing operations, it may involve the processing of negative numbers. For example, if an AD...; eeleader FPGA/CPLD

TI CCS4.1.2 Development Environment Chinese Getting Started Guide: I studied CCS4 yesterday and found that it is slightly different from 3.3. You need to build the project first and then the environment....; 安_然 Microcontroller MCU

ZigBee acquisition system code is needed: CC2530 ZSTACK protocol stack coordinator controls the display content of multiple terminal LCD screens at the same time, one-to-one communication, temperature, humidity, smoke, photosensitivity, human...; jqc RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components